ASSP BIPOLAR

SWITCHING REGULATOR CONTROLLER

MB3775

■ LOW VOLTAGE DUAL PWM SWITCHING REGULATOR CONTROLLER

The MB3775 is a dual pulse-width-modulation control circuit. It contains the basic circuits required for two PWM control circuits. Complete synchronization is obtained by using the same oscillator output waveform. This IC can provide following types of output voltage: step down, step up, and inverter. Power consumption is low, thus the MB3775 is ideal for use in high-efficiency portable equipment.

■ FEATURES


- Wide supply voltage range: 3.6 V to 18 V
- Low current consumption: 1.3 mA typical
- Wide oscillation frequency range: 1 kHz to 500 kHz
- · On-chip timer latch short protection circuit
- On-chip under voltage lockout protection
- On-chip reference voltage: 1.28 V
- Variable dead time provides control over total operating range.
- Two types of packages (SOP-16pin: 1 type, SSOP-16pin: 1 type)

■ APPLICATIONS


- · LCD monitor/panel
- Surveillance camera etc.



■ PIN ASSIGNMENT



■ BLOCK DIAGRAM



■ OPERATION DESCRIPTION

1. Reference voltage

The reference voltage circuit generates a stable, temperature-compensated 2.5 V reference from Vcc terminals (pin 9) for use by internal circuits.

A reference voltage of temperature compensated 1/2 VREF can be obtained to external circuit by VREF terminal (pin 16).

2. Oscillator

A triangular waveform of any frequency is obtained by connecting an external capacitor and resistor to the C_T terminal (pin 1) and R_T terminals (pin 2).

The amplitude of this waveform is from 1.3 V to 1.9 V. The oscillator is internally connected to the non-inverting inputs of the PWM comparators. The oscillator waveform is available at the C_T terminal (pin 1).

3. Error amplifiers

The error amplifier detects the output voltage of the switching regulator.

The common-mode input voltage range is -0.2 V to 1.45 V, so the input reference voltage can be set the V_{REF} terminal (pin 16) and GND terminal levels. Error amplifiers can be used as either inverting and non-inverting amplifiers.

The voltage gain is fixed. Phase compensation is possible by connecting a capacitor to the FB terminals (pins 5 and 12) of the error amplifiers.

The error amplifier output are internally connected to the inverting inputs of the PWM comparators and also to the short protection circuit.

4. Timer latch short protection circuit

The timer latch short protection circuit detects the output levels of the error amplifiers. If one or both error amplifier outputs are 1.1 V or lower, the timer circuit begins charging the externally connected protection enable capacitor. If the output level of the error amplifier does not drop below the normal voltage range before the capacitor voltage reaches the transistor base-emitter voltage V_{BE} ($\rightleftharpoons 0.65 \text{ V}$), the latch circuit turns the output drive transistor off and sets the dead time to 100 %.

5. Under voltage lockout protection circuit

An ambiguous transition state at power-on or a momentary fluctuation in the supply line may result in loss of control and may adversely affect or even destroy the system. The under voltage lockout protection circuit compares the internal reference voltage level with the supply voltage level. If the supply voltage level falls below the reference level the latch circuit is reset the output drive transistor is turned off and the dead time is set to 100%. The protection enable terminal (pin 15) is pulled "Low".

6. PWM comparator

Each PWM comparator has two inverting inputs and one non-inverting input. This voltage-to-pulse-width converter controls the output pulse width according to the input voltage.

The PWM comparator turns the output drive transistor on when the oscillator triangular waveform is higher than the error amplifier output and the dead time control terminal voltage.

7. Output drive transistor

The open-collector output-drive transistors provide common-emitter output of 18 V dielectric capability. The output drive transistors can source up to 50 mA of drive current to the switching power transistor.

■ ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Condition	Rating		Unit	
Farameter	Parameter Symbol Condition		Min	Max	Offic	
Power Supply Voltage	Vcc	_	_	20	V	
Error Amp Input Voltage	Vı	_	-0.3	+10	V	
Collector Output Voltage	Vo	_	_	20	V	
Collector Output Current	lo	_	_	75	mA	
Power Dissipation	Pb	Ta≤+25 °C(SOP)	_	*620	mW	
Power Dissipation	רט	Ta≤+25 °C(SSOP)	_	*430	mW	
Operating Ambient Temperature	Та	_	-30	+85	°C	
Storage temperature	Tstg	_	-55	+125	°C	

^{*:} The packages are mounted on the epoxy board (4 cm x 4 cm x 1.5 mm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit			
Farameter	Symbol	Min	Тур	Max	Oilit	
Power Supply Voltage	Vcc	3.6	6.0	18	V	
Error Amp Input Voltage	Vı	-0.2	_	+1.45	V	
Collector Output Voltage	Vo	_	_	18	V	
Collector Output Current	lo	0.3	_	50	mA	
Phase Compensation Capacitor	СР	_	0.1	_	μF	
Timing Capacitor	Ст	150	_	15000	pF	
Timing Resistor	Rт	5.1	_	100	kΩ	
Oscillator Frequency	fosc	1	_	500	kHz	
Reference Voltage Output Current	IREF	-3	-1	_	mA	
Operating Ambient Temperature	Та	-30	+25	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

 $(Ta = +25 \, ^{\circ}C, \, VCC = 6 \, V)$


		(1a = +25 °C, \			-0 0, 70	JC - 0 V)	
	Parameter	Condition	Symbol	Value			Unit
	raiailietei	Condition	Symbol	Min	Тур	Max	Oilit
	Output Voltage	IOR = −1 mA	VREF	1.26	1.28	1.30	V
	Output Temp. Stability	Ta = -30 °C to +85 °C	VRTC	-2	±0.2	+2	%
Reference	Input Stability	Vcc = 3.6 V to 18 V	Line		2	10	mV
Section	Load Stability	IOR = -0.1 mA to -1 mA	Load		1	7.5	mV
	Short Circuit Output Current	VREF = 0 V	los	_	-30	-10	mA
Under	Throphold Voltage	IOR = -0.1 mA	VtH		2.72	_	V
Voltage Lockout	Threshold Voltage	IOR = -0.1 mA	VtL	_	2.60	_	V
Protection	Hysteresis Width	IOR = -0.1 mA	VHYS	80	120	_	mV
Section	Reset Voltage (Vcc)	_	VR	1.5	1.9	_	V
	Input Threshold Voltage	_	VtPC	0.60	0.65	0.7	V
Protection Circuit Section	Input Stand by Voltage	No pull up	VSTB	_	50	100	mV
	Input Latch Voltage	No pull up	Vı	_	50	100	mV
	Input Source Current	_	Ibpc	-1.4	-1.0	-0.6	μΑ
	Comparator Threshold Voltage	Pin 5, Pin 12	VtC		1.1		V
Triangular	Oscillator Frequency	$CT = 330 \text{ pF}, R_T = 15 \text{ k}\Omega$	fosc	_	200	_	kHz
Waveform	Frequency Deviation	$CT = 330 \text{ pF}, R_T = 15 \text{ k}\Omega$	fdev	_	10	_	%
Oscillator	Frequency Stability (Vcc)	Vcc = 3.6 V to 18 V	fdV	_	1	_	%
Section	Frequency Stability (Ta)	Ta = −30 °C to +85 °C	fd⊤	-4	_	+4	%
Dead-Time Control Section	Input Threshold Voltage (fosc = 10 kHz)	Duty Cycle = 0 %	Vt0		1.0	VREF -0.15	V
	(105C = 10 KHZ)	Duty Cycle = 100 %	Vt100	0.2	0.4	_	V
	Input Bias Current	_	lbdt	_	-0.2	-1	μΑ
	Latch Mode Source Current	Vdt = 0.7 V	ldt	_	-150	-80	μΑ
	Latch Input Voltage	ldt = -40 μA	Vdt	VREF -0.1	_		V

(Continued)


 $(Ta = +25 \, ^{\circ}C, \, VCC = 6 \, V)$

	Parameter	Condition	Symbol	Value			Unit
Farameter		Condition	Symbol	Min	Тур	Max	Unit
	Input Offset Voltage	Vo = 1.6 V	Vio	-10	_	+10	mV
	Input Offset Current	Vo = 1.6 V	lio	-100	_	+100	nA
	Input Bias Current	Vo = 1.6 V	lв	-500	-100	_	nA
	Common Mode Input Voltage Range	Vcc = 3.6 V to 18 V	VICR	-0.2	_	+1.45	V
	Voltage Gain		Av	84	120	_	V/V
Error Amp Section	Frequency Band Width	AV = -3 dB	BW	_	3	_	MHz
Coulon	Common Mode Rejection Ratio		CMRR	60	80	_	dB
	Max Output Voltage		Vom+	2.2	2.4	_	V
	Width Output Sink Current		Vom-	-	0.7	0.9	V
		Vo = 1.6 V	IOM+	24	50	_	μΑ
	Output Source Current	Vo = 1.6 V	Іом-	_	-1.2	-0.7	mA
PWM Com-	Input Threshold Voltage	Duty Cycle = 0 %	Vt0	_	1.9	2.1	V
	(fosc=10 kHz)	Duty Cycle = 100 %	Vt100	1.05	1.3	_	V
parator Section	Input Sink Current	Pin 5, Pin 12 = 1.6 V	lin+	24	50	_	μΑ
	Input Source Current	Pin 5, Pin 12 = 1.6 V	lin-	_	-1.2	-0.7	mA
Output	Output Leak Current	Vo = 18 V	Leak	_	_	10	μΑ
Section	Output Saturation Voltage	Io = 50 mA	VSAT	_	1.1	1.4	V
Stand by Cur	rent	Output "OFF"	Iccs	_	1.3	1.8	mA
Average Supply Current		$RT = 15 \text{ k}\Omega$	ICCa	_	1.7	2.4	mA


■ TEST CIRCUIT





■ TIMING CHART (Internal Waveform)




■ APPLICATION CIRCUIT











■ HOW TO SET OUTPUT VOLTAGE

The output voltage is set using the connection shown in Fig. 5 and 6.

The error amplifiers are supplied to the internal reference voltage circuit as are the other internal circuits. The common-mode input voltage range is from -0.2 V to +1.45 V.

When the amplifiers are operated non-inverting, tie the inverting terminal to VREF (=1.28 V). When the amplifiers are operated inverting, tie the non-inverting terminal to ground.





■ HOW TO SET TIME CONSTANT FOR TIMER LATCH SHORT PROTECTION CIRCUIT

TIMING CHART shows the configuration of the protection latch circuit.

Error amplifier outputs, are internally connected to the non-inverting inputs of the short-circuit protection comparator and are compared with the reference voltage (1.1 V) connected to the inverting input.

When the load condition of the switching regulator is stable, the error amplifier has no output fluctuation. Thus, short-circuit protection control is also kept in balance, and the protection enable terminal (pin 15) voltage is kept at about 50 mV.

If the load condition drastically changes due to a load short-circuit and if low-level signals (1.1 V or lower) are input to the non-inverting inputs of the short-circuit protection comparator from the error amplifiers, the short-circuit protection comparator outputs a "Low" level to turn transistor Q₁ off. The protection enable terminal voltage is discharged, and then the short-circuit protection comparator charges the externally connected protection enable capacitor CPE according to the following formula:

$$V_{PE} = 50 \text{ mV} + t_{PE} \text{ x } 10^{-6}/C_{PE}$$

$$0.65 = 50 \text{ mV} + t_{PE} \text{ x } 10^{-6}/C_{PE}$$


$$C_{PE} = t_{PE}/0.6 \text{ (μF)}$$

When the protection enable capacitor charges to about 0.65 V, the protection latch is set to enable the under voltage lockout protection circuit and to turn the output drive transistor off. The dead time is set to 100 %.

Once the under voltage lockout protection circuit is enabled, the protection enable is released; however, the protection latch is not reset if the power is not turned off.

The non-inverting inputs of the D.T.C. comparator are connected to the D.T.C. terminals (pins 6 and 11) through the power supply (about 0.9 V) and are compared with a reference voltage (about 1.8 V) connected to the inverting input.

To prevent malfunction of the short protection circuit in soft-start mode (using D.T.C. terminals), the D.T.C. comparator outputs a "High" level to turn Q₂ on until the D.T.C. terminals (pins 6 and 11) voltage drops to about 0.9 V.




■ SYNCHRONIZATION OF ICs

To synchronize MB3775 ICs, first, the specified capacitor and resistor are connected to the C_T and R_T terminals (pins 1 and 2) of the master IC to start self oscillation. Next, 2 V is applied to the R_T terminals (pin 2) of the slave ICs to disable the charge/discharge circuit for triangular wave oscillation. Finally, the C_T terminals (pin 1) of the master and slave ICs are connected.


Instead of applying V_{RT} to the R_T terminals (pin 2), these terminals can be pulled up by a resistor (see resistance indicated by the dashed line in Fig. 8). Select the pull-up resistance R_{pull} from the formula given below.


 $\frac{\text{VCC}}{0.5 \text{ x N}} \le \text{Rpull}$


Rpull: Pull up Resistor ($k\Omega$) VCC: Power Supply Voltage (V) N: Number of Slave ICs



■ TYPICAL PERFORMANCE CHARACTERISTICS








■ HOW TO SET THE ERROR AMPLIFIER FREQUENCY CHARACTERISTIC


Figure 22 shows the equivalent circuit of the error amplifier.

The frequency characteristic of the error amplifier is set by R_1 , R_2 , and C_R The high-frequency gain is set by the ratio of resistors R_1 and R_2 in the IC (set value = 0 dB).

When $C_P = 0.1 \,\mu\text{F}$, the gain at 20 kHz \leq f \leq 5 MHz is about 0 dB. The roll-off frequency is adjusted by changing external phase compensating capacitor C_P (see Fig. 24).


When high frequency gain is needed or the phase must be advanced at a low frequency, connect a resistor R_P between the FB terminals (pins 5 and 12) and C_P as shown in Figure 23 (see Fig. 25).






Note: As shown above, the frequency characteristic of the error amplifier is set by the external phase compensating capacitor CP.

When a ceramic chip capacitor must be used to meet the requirements of a small system, be careful of its temperature characteristic. (-30 °C=1/5 and +80 °C=1/3 for the frequency characteristic, so a sufficient phase margin must be allowed for at room temperature.) Ceramic chip capacitors with a low temperature characteristic (B characteristic) or film capacitors are recommended (see Fig. 26 to 28).







■ EFFECT OF EQUIVALENT SERIES RESISTANCE OF SMOOTHING CAPACITOR

The equivalent series resistance (ESR) of the smoothing capacitor in the DC/DC converter greatly affects the loop phase characteristic.

A smoothing capacitor with a low ESR reduces system stability by increasing the phase shift in the high-frequency region (see Fig. 30). Therefore, a smoothing capacitor with a high ESR will improve system stability. Be careful when using low ESR semiconductor electrolytic capacitors (OS-CONTM) and tantalum capacitors.


Note: OS-CON is the trademark of Sanyo Electric Co., Ltd.






Reference data

If an aluminum electrolytic smoothing capacitor ($Rc = 1.0 \Omega$) is replaced with a low ESR semiconductor electrolytic capacitor (OS-CONTM: $Rc = 0.2 \Omega$), the phase shift is reduced by half (see Fig. 33 and 34).





■ MEASURES FOR ENSURING SYSTEM STABILITY WHEN A LOW ESR SMOOTHING CA-PACITOR IS USED


When a low ESR smoothing capacitor is used in the DC/DC converter, only the L and C are apparent even in the high-frequency region, and the phase is delayed by almost 180°. Consequently, the system phase margin and stability are reduced. On the other hand, a low ESR capacitor is needed to reduce the amount of output ripple. This is contrary to the system stability explained above.


To solve this problem, phase compensation can be used. This method increases the phase margin by advancing the phase when the phase margin is reduced by a low ESR capacitor.

The three suggestions listed below are recommended for DC/DC converters using the MB3775.


(1) As shown in Fig. 35, a capacitor is connected in parallel with the output feedback resistor to advance the phase. Use the formula below as a guideline for the capacitance.


C1
$$\Rightarrow \frac{1}{2\pi f R^2}$$
Unstable Frequency (See Fig. 32)






(2) As shown in Figure 37, a resistor (R_P) is connected between the FB terminal (pins 5 and 12) and C_P of the error amplifier to advance the phase. The more R_P is increased, the more the phase is advanced. However, the gain in the high-frequency range is also increased, which causes instability. Therefore, select the optimum resistance (see Fig. 38).








(3) As shown in Fig. 39, the phase is advanced by using both example 1 and 2 (Fig. 35 and 37).

■ ERROR AMPLIFIER INPUT RIPPLE VOLTAGE

The boost circuit for charging the phase compensating capacitor C_P is connected to the error amplifier as shown in Figure 40 to protect against output voltage overload at power-on.

A \$\displaystyle=15 mV offset voltage is provided for the negative input side so that the boost circuit only operates at poweron. When a capacitor is connected in parallel with the output feedback resistor, because the output ripple is too large or for advanced phase compensation, the boost circuit starts operating, which may degrade regulation if the differential input voltage of the error amplifier exceeds \$\displaystyle=15 mV\$. Be careful with the differential input voltage of the error amplifier.



■ NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 M Ω resistors in series.
- Do not apply a negative voltage
 - Applying a negative voltage of –0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB3775PF-□□□	16-pin plastic SOP (FPT-16P-M06)	Conventional version
MB3775PFV-□□□	16-pin plastic SSOP (FPT-16P-M05)	Conventional version
MB3775PF-□□□E1	16-pin plastic SOP (FPT-16P-M06)	Lead Free version
MB3775PFV-□□□E1	16-pin plastic SSOP (FPT-16P-M05)	Lead Free version

■ RoHS Compliance Information of Lead (Pb) Free version

The LSI products of Fujitsu with "E1" are compliant with RoHS Directive , and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB) , and polybrominated diphenyl ethers (PBDE) .


The product that conforms to this standard is added "E1" at the end of the part number.

SSOP-16

■ MARKING FORMAT (Lead Free version) ■ MB3775 XXXXX XXX E1 Lead Free version Lead Free version

INDEX

■ LABELING SAMPLE (Lead free version)




■ MB3775PF-□□□E1, MB3775PFV-□□□E1 RECOMMENDED CONDITIONS of MOISTURE SENSITIVITY LEVEL

Item	Condition			
Mounting Method	IR (infrared reflow), Manual soldering (partial heating method)			
Mounting times	2 times			
	Before opening	Please use it within two years after Manufacture.		
Storage period	From opening to the 2nd reflow	Less than 8 days		
	When the storage period after opening was exceeded	Please processes within 8 days after baking (125 °C, 24H)		
Storage conditions	5 °C to 30 °C, 70%RH or less (the lowest possible humidity)			

[Temperature Profile for FJ Standard IR Reflow]

(1) IR (infrared reflow)



(a) Temperature Increase gradient : Average 1 °C/s to 4 °C/s

(b) Preliminary heating : Temperature 170 °C to 190 °C, 60s to 180s

(c) Temperature Increase gradient : Average 1 °C/s to 4 °C/s

(d) Actual heating : Temperature 260 °C Max; 255 °C or more, 10s or less

(d') : Temperature 230 °C or more, 40s or less

or

Temperature 225 °C or more, 60s or less

or

Temperature 220 °C or more, 80s or less

(e) Cooling : Natural cooling or forced cooling


Note: Temperature: the top of the package body


(2) Manual soldering (partial heating method)


Conditions: Temperature 400 °C Max


Times : 5 s max/pin

■ PACKAGE DIMENSION









FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.