**PHK04P02T** 

## FEATURES

• Very low threshold voltage

**GENERAL DESCRIPTION** 

P-channel, enhancement mode,

logic level, field-effect power transistor. This device has low


threshold voltage and extremely fast switching making it ideal for

battery powered applications and high speed digital interfacing.


The PHK04P02T is supplied in the SOT96-1 (SO8) surface mounting

- Fast switching
- Logic level compatible
- Surface mount package

#### SYMBOL




## QUICK REFERENCE DATA



## PINNING

# PINDESCRIPTION1,2,3source4gate5,6,7,8drain

# SOT96-1



## LIMITING VALUES

package.

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	Drain-source voltage		-	-16	V
V <sub>DGR</sub>	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	-16	V
V <sub>GS</sub>	Gate-source voltage		-	± 8	V
I <sub>D</sub>	Drain current (DC)	$T_{sp} = 25 \degree C$	-	-4.66	А
2		$T_{sp} = 25 \degree C$ $T_{sp} = 100 \degree C$	-	-1.87	А
I <sub>DM</sub>	Drain current (pulse peak value)	$T_{sp}^{op} = 25 \degree C$	-	-26.4	А
P <sub>tot</sub>	Total power dissipation	$T_{sp}^{op} = 25 \degree C$	-	5.0	W
		$T_{sp}^{\circ} = 100 \text{°C}$	-	2.0	W
Τ <sub>stg</sub> , Τ <sub>j</sub>	Storage & operating temperature	~~~ ~~	- 55	150	°C

#### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R <sub>th j-sp</sub>	Thermal resistance junction to solder point	mounted on metal clad substrate.	25	-	K/W

# P-channel enhancement mode MOS transistor

# PHK04P02T

## **ELECTRICAL CHARACTERISTICS**

 $T_i = 25^{\circ}C$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = -10 \mu\text{A}$	-16	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_{D} = -1 \text{ mA}$	-0.4	-0.6	-	V V
R <sub>DS(ON)</sub>	Drain-source on-state	$T_j = 150^{\circ}C$ V <sub>GS</sub> = -4.5 V; I <sub>D</sub> = -1 A	-0.1 -	- 80	- 120	ν mΩ
D3(0N)	resistance	$V_{GS} = -2.5 \text{ V}; I_D = -1 \text{ A}$	-	117	150	mΩ
		$V_{GS} = -1.8 \text{ V}; I_D = -0.5 \text{ A}$ $V_{GS} = -2.5 \text{ V}; I_D = -1 \text{ A}; T_i = 150^{\circ}\text{C}$	-	140 175	180 230	mΩ mΩ
<b>g</b> <sub>fs</sub>	Forward transconductance	$V_{DS} = -12.8 \text{ V}; I_{D} = -1 \text{ A}$	1.5	4.5	-	S
I <sub>GSS</sub> I <sub>DSS</sub>	Gate source leakage current Zero gate voltage drain	$V_{GS} = \pm 8 V; V_{DS} = 0 V$ $V_{DS} = -12.8 V; V_{GS} = 0 V;$	-	±10 -50	±100 -100	nA nA
DSS	current	$T_{j} = 150^{\circ}C$	-	-13	-100	μA
Q <sub>g(tot)</sub>	Total gate charge	I <sub>D</sub> = -1 A; V <sub>DD</sub> = -10 V; V <sub>GS</sub> = -4.5 V	-	7.2	-	nC
$\mathbf{Q}_{gs}^{gs}$ $\mathbf{Q}_{gd}$	Gate-source charge Gate-drain (Miller) charge		-	1.7 1.83	-	nC nC
t <sub>d on</sub>	Turn-on delay time	$V_{DD} = -10 \text{ V}; I_{D} = -1 \text{ A};$	-	2	-	ns
t <sub>r</sub>	Turn-on rise time	$V_{GS} = -8 V; R_G = 6 \Omega$	-	4.5	-	ns
t <sub>d off</sub> t <sub>f</sub>	Turn-off delay time Turn-off fall time	Resistive load	-	45 20	-	ns ns
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = -12.8 V; f = 1 MHz	-	528	-	рF
C <sub>oss</sub> C <sub>rss</sub>	Output capacitance Feedback capacitance		-	200 57	-	pF pF


## **REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**

 $T_j = 25^{\circ}C$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>DR</sub>	Continuous reverse drain current	$T_{sp} = 25$ °C, t $\leq 5$ s	-	-	-4.66	A
I <sub>drm</sub> V <sub>sd</sub>	Pulsed reverse drain current Diode forward voltage	$I_{\rm F}$ = -0.62 A; $V_{\rm GS}$ = 0 V	-	- -0.62	-26 -1.3	A V
t <sub>rr</sub> Q <sub>rr</sub>	Reverse recovery time Reverse recovery charge		-	75 69	-	ns nC

PHK04P02T


# P-channel enhancement mode MOS transistor



**Product specification** 

PHK04P02T

# P-channel enhancement mode MOS transistor




4

Product specification

# P-channel enhancement mode MOS transistor


# PHK04P02T



# P-channel enhancement mode MOS transistor

# PHK04P02T

## **MECHANICAL DATA**



#### Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to Integrated Circuit Packages, Data Handbook IC26.
- 3. Epoxy meets UL94 V0 at 1/8".

## P-channel enhancement mode MOS transistor

## PHK04P02T

### DEFINITIONS

DATA SHEET STATUS					
DATA SHEET STATUS <sup>1</sup>	PRODUCT STATUS <sup>2</sup>	DEFINITIONS			
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice			
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification with notice, in order to improve the design and supply the best possible product			
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes wi be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A			
Limiting values					
or more of the limitin operation of the dev	ng values may cause vice at these or at any	with the Absolute Maximum Rating System (IEC 134). Stress above one e permanent damage to the device. These are stress ratings only and y other conditions above those given in the Characteristics sections of re to limiting values for extended periods may affect device reliability.			
Application inform	ation				
Where application information is given, it is advisory and does not form part of the specification.					
© Philips Electronics N.V. 2002					
All rights are reserve copyright owner.	ed. Reproduction in	whole or in part is prohibited without the prior written consent of the			
accurate and reliabl	e and may be chang use. Publication the	ent does not form part of any quotation or contract, it is believed to be ed without notice. No liability will be accepted by the publisher for any reof does not convey nor imply any license under patent or other			

#### industrial or intellectual property rights.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

<sup>1</sup> Please consult the most recently issued datasheet before initiating or completing a design.

**<sup>2</sup>** The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.