# 16-bit Proprietary Microcontrollers

**CMOS** 

# F2MC-16LX MB90560/565 Series

# MB90561A/562A/F562B/V560/567/568/F568

## **■ DESCRIPTION**

The MB90560/565 series is a general-purpose 16-bit microcontroller designed for industrial, OA, and process control applications that require high-speed real-time processing. The device features a multi-function timer able to output a programmable waveform.

The microcontroller instruction set is based on the same AT architecture as the F<sup>2</sup>MC-8L and F<sup>2</sup>MC-16L families with additional instructions for high-level languages, extended addressing modes, enhanced signed multiplication and division instructions, and a complete range of bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word (32-bit) data.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- Clock
  - Internal oscillator circuit and PLL clock multiplication circuit
  - · Oscillation clock
    - Clock speed selectable from either the machine clock, main clock, or PLL clock. The main clock is the oscillation clock divided into 2 (0.5 MHz to 8 MHz for a 1 MHz to 16 MHz base oscillation). The PLL clock is the oscillation clock multiplied by one to four (4 MHz to 16 MHz for a 4 MHz base oscillation).
- Minimum instruction execution time: 62.5 ns (for oscillation = 4 MHz, PLL clock setting = × 4, Vcc = 5.0 V)
- Maximum CPU memory space: 16 MB
  - · 24-bit addressing
  - · Bank addressing

(Continued)

The information for microcontroller supports is shown in the following homepage. Be sure to refer to the "Check Sheet" for the latest cautions on development.

# "Check Sheet" is seen at the following support page

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

http://edevice.fujitsu.com/micom/en-support/



#### (Continued)

- Instruction set
  - · Bit, byte, word, and long word data types
  - 23 different addressing modes
  - Enhanced calculation precision using a 32-bit accumulator
  - Enhanced signed multiplication and division instructions and RETI instruction
- Instruction set designed for high level language (C) and multi-tasking
  - · Uses a system stack pointer
  - Symmetric instruction set and barrel shift instructions
- Program patch function (2 address pointers) .
- 4-byte instruction queue
- Interrupt function
  - · Priority levels are programmable
  - 32 interrupts
- Data transfer function
  - Extended intelligent I/O service function: Up to 16 channels
- Low-power consumption modes
  - Sleep mode (CPU operating clock stops.)
  - Timebase timer mode (Only oscillation clock and timebase timer continue to operate.)
  - Stop mode (Oscillation clock stops.)
  - CPU intermittent operation mode (The CPU operates intermittently at the specified interval.)
- Package
  - LQFP-64P (FTP-64P-M23: 0.65 mm pin pitch)
  - QFP-64P (FTP-64P-M06 : 1.00 mm pin pitch)
  - SH-DIP (DIP-64P-M01: 1.778 mm pin pitch)
- Process : CMOS technology

## **■ PERIPHERAL FUNCTIONS (RESOURCES)**

I/O ports: 51 ports (max.)
Timebase timer: 1 channel
Watchdog timer: 1 channel
16-bit reload timer: 2 channels

• Multi-function timer

• 16-bit free-run timer: 1 channel

• Output compare : 6 channels

Can output an interrupt request when a match occurs between the count in the 16-bit freerun timer and the value set in the compare register.

• Input capture: 4 channels

On detecting an active edge on the input signal from an external input pin, copies the count value of the 16bit freerun timer to the input capture data register and generates an interrupt request.

- 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) The period and duty of the output pulse can be set by the program.
- Waveform generator (8-bit timer: 3 channels)
- UART : 2 channels
  - Full-duplex, double-buffered (8-bit)
  - Can be set to asynchronous or clock synchronous serial transfer (I/O expansion serial) operation
- DTP/external interrupt circuit (8 channels)
  - External interrupts can activate the extended intelligent I/O service.
  - Generates interrupts in response to external interrupt inputs.

- Delayed interrupt generation module
  - Generates an interrupt request for task switching.
- 8/10-bit A/D converter: 8 channels
  - 8-bit or 10-bit resolution selectable

## **■ PRODUCT LINEUP**

## 1. MB90560 Series

Part Number	MB90F562B	MB90562A	MB90561A	MB90V560	
Classification	Internal flash memory product	Internal mask	Evaluation product		
ROM size	64 Ki	bytes	32 Kbytes	No ROM	
RAM size	2 Kb	ytes	1 Kbytes	4 Kbytes	
Dedicated emula- tor power supply*	_	_	_	No	
CPU functions	Number of instructions Minimum instruction ex Addressing modes : 23 Program patch function Maximum memory spa	Recution time: 62.5 ns: 3 modes n: 2 address pointers	for a 4 MHz oscillation (	with ×4 multiplier)	
Ports	I/O ports (CMOS) : 51				
UART	Full-duplex, double-but Clock synchronous or a Can be used as I/O se Internal dedicated baut 2 channels	asynchronous operatio rial	n selectable		
16-bit reload timer	16-bit reload timer ope 2 channels	ration			
Multi-function timer	16-bit free-run timer × Output compare × 6 ch Input capture × 4 chan 8/16-bit PPG timer (8-b) Waveform generator (8-b)	nannels nels bit × 6 channels or 16-b	it × 3 channels) ) 3-phase waveform ou	tput, deadtime output	
8/10-bit A/D converter	8 channels (multiplexe 8-bit or 10-bit resolutio Conversion time: 6.13	n selectable	m machine clock speed	16 MHz)	
DTP/external interrupts	8 channels (8 channels available, shared with A/D input) Interrupt triggers: "L" → "H" edge, "H" → "L" edge, "L" level, "H" level (selectable)				
Low power consumption modes	Sleep mode, timebase timer mode, stop mode, and CPU intermittent operation mode				
Process	CMOS				
Operating voltage	5 V ± 10%				

<sup>\*:</sup> DIP switch setting (S2) when using the emulation pod (MB2145-507) .
Refer to "2.7 Dedicated Emulator Power Supply" in the "MB2145-507 Hardware Manual" for details.

## 2. MB90565 Series

Part Number	MB90F568	MB90568	MB90567					
Classification	Internal flash memory product Internal mask ROM product							
ROM size	128 Kb	ytes	96 Kbytes					
RAM size	4 Kby	tes	4 Kbytes					
Dedicated emulator power supply			_					
CPU functions	Addressing modes : 23 modes	Minimum instruction execution time: 62.5 ns for a 4 MHz oscillation (with ×4 multiplier) Addressing modes: 23 modes Program patch function: 2 address pointers						
Ports	I/O ports (CMOS) : 51							
UART	Can be used as I/O serial	Clock synchronous or asynchronous operation selectable Can be used as I/O serial Internal dedicated baud rate generator						
16-bit reload timer	16-bit reload timer operation 2 channels							
Multi-function timer	16-bit free-run timer × 1 channe Output compare × 6 channels Input capture × 4 channels 8/16-bit PPG timer (8-bit × 6 channels) Waveform generator (8-bit times)	annels or 16-bit $ imes$ 3 channels)						
8/10-bit A/D converter	8 channels (multiplexed input) 8-bit or 10-bit resolution selectable Conversion time: 6.13 µs (min.) (for maximum machine clock speed 16 MHz)							
DTP/external interrupts	8 channels (8 channels available, shared with A/D input) Interrupt triggers: "L" → "H" edge, "H" → "L" edge, "L" level, "H" level (selectable)							
Low power consumption modes	Sleep mode, timebase timer mode, stop mode, and CPU intermittent operation mode							
Process	CMOS	CMOS						
Operating voltage	3.3 V ± 0.3 V							

<sup>\*:</sup> DIP switch setting (S2) when using the emulation pod (MB2145-507) .

Refer to "2.7 Dedicated Emulator Power Supply" in the "MB2145-507 Hardware Manual" for details.


## ■ PACKAGE AND CORRESPONDING PRODUCTS


Package	MB90561A	MB90562A	MB90F562B	MB90567	MB90568	MB90F568	MB90V560
FPT-64P-M23 (LQFP-0.65 mm)	0	0	0	0	0	0	×
FPT-64P-M06 (QFP-1.00 mm)	0	0	0	0	0	0	×
DIP-64P-M01 (SH-DIP)	0	0	0	×	×	×	×
PGA-256C-A01 (PGA)	×	×	×	×	×	×	0


○ : Available × : Not available

Note: See the "Package Dimensions" section for details of each package.

### **■ PIN ASSIGNMENTS**







# **■ PIN DESCRIOTIONS**

	Pin No.		Pin	Circuit	_State/	
QFP*3	LQFP*4	SDIP*5	Name	Type*1	Function at Reset	Description
23, 24	22, 23	30, 31	X0, X1	А	Oscillator	Connect oscillator to these pins.  If using an external clock, leave X1 open.
20	19	27	RST	Н	Reset input	External reset input pin
26 to 33	25 to 32	33 to 40	P00 to P07	С		I/O ports
			P10 to P16			I/O ports
34 to 40	33 to 39	41 to 47	INT0 to INT6	С		Can be used as interrupt request inputs ch0 to ch6. In standby mode, these pins can operate as inputs by setting the bits corresponding to EN0 to EN6 to "1" and setting as input ports. When used as a port, set the corresponding bits in the analog input enable register (ADER) to "port".
			P17			I/O port
41	40	48	FRCK	С		External clock input pin for the freerun timer. This pin can be used as an input when set as the clock input for the freerun timer and set as an input port. When used as a port, set the corresponding bit in the analog input enable register (ADER) to "port".
			P20		Port	I/O port
42	41	49	TIN0	D	inputs (Hi-Z outputs)	External clock input pin for reload timer ch0. This pin can be used as an input when set as the external clock input and set as an input port.
			P21			I/O port
43	42	50	TO0	D		Event output pin for reload timer ch0. Output operates when event output is enabled.
			P22			I/O port
44	43	51	TIN1	D		External clock input pin for reload timer ch1. This pin can be used as an input when set as the external clock input and set as an input port.
			P23			I/O port
45	44	52	TO1	D		Event output pin for reload timer ch1. Output operates when event output is enabled.
			P24 to P27	_		I/O ports
46 to 49	45 to 48	53 to 56	IN0 to IN3	D		Trigger input pins for input capture ch0 to ch3. These pins can be used as an input when set as an input capture trigger input and set as an input port.

	Pin No.		Pin	Circuit	_State/	
QFP*3	LQFP*4	SDIP*5	Name	Type*1	Function at Reset	Description
			P30 to P35			I/O ports
51 to 56	50 to 55	58 to 63	RTO0 to RTO5	E		Event output pins for the output compare and waveform generator output pins. The pins output the specified waveform generated by the waveform generator. If not using waveform generation, these terminals enable output compare event output to use as output compare outputs. When used as a port, set the corresponding bits in the analog input enable register (ADER) to "port".
			P36			I/O port
59	58	2	SIN0	D	Port inputs	Serial data input pin for UART ch0. This pin is used continuously when input operation is enabled for UART ch0. In this case, do not use as a general input pin.
			P37		(Hi-Z)	I/O port
60	59	3	SOT0	D		Serial data output pin for UART ch0. Output operates when UART ch0 output is enabled.
			P40			I/O port
61	60	4	SCK0	D		Serial clock I/O pin for UART ch0. Output operates when UART ch0 clock output is enabled.
62 to 64,	61 to 64,		P41 to P46			I/O ports
1 to 3	1, 2	5 to 10	PPG0 to PPG5	D		Output pins for PPG ch0 to ch5. The outputs operate when output is enabled for PPG ch0 to ch5.
			P50 to P57		Amalaa	I/O ports
4 to 11	3 to 10	11 to 18	AN0 to AN7	F	Analog inputs	Analog input pins for the A/D converter. Input is available when the corresponding analog input enable register bits are set. (ADER: bit0 to bit7)
12	11	19	AVcc		Power supply Vcc power supply input pin for A/D converter.	
13	12	20	AVR	G	Refer- ence volt- age input	Reference voltage input pin for A/D converter. Ensure that the voltage does not exceed Vcc.
14	13	21	AVss	_	Power supply input	Vss power supply input pin for A/D converter.

## (Continued)


Continued	Pin No.		Pin	Circuit	State/	
QFP*3	LQFP*4	SDIP*5	Name	Type*1	Function at Reset	Description
			P60			I/O port
15	14	22	SIN1	D		Serial data input pin for UART ch1. This pin is used continuously when input operation is enabled for UART ch1. In this case, do not use as a general input pin.
			P61			I/O port
16	15	23	SOT1	D		Serial data output pin for UART ch1. Output operates when UART ch1 output is enabled.
			P62		Port input	I/O port
17	16	24	SCK1	D (Hi-Z)		Serial clock I/O pin for UART ch1. Output operates when UART ch1 clock output is enabled.
			P63			I/O port
18	17	25	INT7			This pin can be used as interrupt request input ch7. In standby mode, this pin can operate as an input by setting the bit corresponding to EN7 to "1" and setting as an input port.
			DTTI			Fixed pin level input pin when RTO0 to RTO5 pins are used. Input is enabled when "input enabled" set in the waveform generator.
58	57	1	C*2	_	Capacitor pin, power supply input	Capacitor pin for stabilizing the power supply. Connect an external ceramic capacitor of approximately 0.1 μF.
19	18	26	MD0	В		Input pin for setting the operation mode. Connect directly to Vcc or Vss.
21	20	28	MD1	В	Mode	Input pin for setting the operation mode. Connect directly to Vcc or Vss.
22	21	29	MD2	B/I	input pins	Input pin for setting the operation mode. Connect directly to Vss. Mask ROM products have a built-in pull-up resistor and its circuit type is "I".
25, 50	24, 49	32, 57	Vss		Power	Power supply (GND) input pin
57	56	64	Vcc		supply inputs	MB90560 series is power supply (5 V) input pin MB90565 series is power supply (3.3 V) input pin

<sup>\*1 :</sup> See "■ I/O CIRCUITS" for details of the circuit types.

\*3: FPT-64P-M06 \*4: FPT-64P-M23 \*5: DIP-64P-M01

<sup>\*2 :</sup> N.C. on the MB90F568, MB90567, and MB90568

## **■ I/O CIRCUITS**



(Continu	Circuit	Remarks
E	Pch Pout  Noth Nout  TO CMOS hysteresis input  Standby control signal	CMOS I/O pin     CMOS output     CMOS hysteresis input (with input cutoff function in standby mode)  < lol = 12 mA >
F	Pch Pout Nout Nout CMOS hysteresis input Standby control signal A/D converter analog input	<ul> <li>Analog/CMOS hysteresis I/O pin CMOS output CMOS hysteresis input (with input cutoff function in standby mode) Analog input (Analog input to A/D converter is enabled when "1" is set in the corresponding bit in the analog input enable register (ADER) .)</li> <li>The I/O port output and internal resource output share the same output buffer.</li> <li>The I/O port input and internal resource input share the same input buffer.</li> </ul>
G	AVR input  Analog input enable signal from A/D converter	A/D converter (AVR) voltage input pin
н	Pull-up resistor  R  CMOS hysteresis input	CMOS hysteresis input     Pull-up resistor
I	CMOS hysteresis input  Pull-down resistor	CMOS hysteresis input     Pull-down resistor

#### **■ HANDLING DEVICES**

Take note of the following nine points when handling devices:

- Do not exceed maximum rated voltage (to prevent latch-up)
- Supply voltage stability
- Power-on precautions
- · Treatment of unused pins
- Treatment of A/D converter power supply pins
- · Notes on using an external clock
- · Power supply pins
- · Sequence for connecting and disconnecting the A/D converter power supply and analog input pins
- Notes on using the DIV A, Ri and DIVW A, RWi instructions

## Device Handling Precautions

#### (1) Do not exceed maximum rated voltage (to prevent latch-up)

Do not apply a voltage grater than Vcc or less than Vss to the MB90560/565 series input or output pins. Also ensure that the voltage between Vcc and Vss does not exceed the rating. Applying a voltage in excess of the ratings may result in latch-up causing thermal damage to circuit elements.

Similarly, when connecting or disconnecting the power to the analog power supply (AVcc, AVR) and analog inputs (AN0 to AN7), ensure that the analog power supply voltages do not exceed the digital voltage (Vcc).

#### (2) Supply voltage stability

Rapid changes in the Vcc supply voltage may cause the device to misoperate. Accordingly, ensure that the Vcc power supply is stable. The standard for power supply voltage stability is a peak-to-peak Vcc ripple voltage at the supply frequency (50 to 60 Hz) of 10% or less of Vcc and a transient fluctuation in the voltage of 0.1 V/ms or less when turning the power supply on or off.

#### (3) Power-on precautions

To prevent misoperation of the internal regulator circuit, ensure that the voltage rise time at power-on is at least 50  $\mu$ s (between 0.2 V to 2.7 V) .

#### (4) Treatment of unused pins

Leaving unused input pins unconnected can cause misoperation or permanent damage to the device due to latchup. Always pull-up or pull-down unused pins using a  $2 \text{ k}\Omega$  or larger resistor.


If some I/O pins are unused, either set as outputs and leave open circuit or set as inputs and treat in the same way as input pins.

#### (5) Treatment of A/D converter power supply pins

If not using the A/D converter, connect the analog power supply pins so that AVcc = AVR = Vcc and AVss = Vss.

#### (6) Notes on using an external clock

Even if using an external clock, an oscillation stabilization delay time occurs after a power-on reset and when recovering from stop mode in the same way as when an oscillator is connected. When using an external clock, drive the X0 pin only and leave the X1 pin open.



Example of using an external clock

#### (7) Power supply pins

The multiple  $V_{\rm CC}$  and  $V_{\rm SS}$  pins are connected together in the internal device design so as to prevent misoperation such as latch-up. However, always connect all  $V_{\rm CC}$  and  $V_{\rm SS}$  pins to the same potential externally to minimize spurious radiation, prevent misoperation of strobe signals due to increases in the ground level, and maintain the overall output current rating.

Also, ensure that the impedance of the  $V_{CC}$  and  $V_{SS}$  connections to the power supply is as low as possible. To minimize these problems, connect a bypass capacitor of approximately 0.1  $\mu$ F between  $V_{CC}$  and  $V_{SS}$ . Connect the capacitor close to the  $V_{CC}$  and  $V_{SS}$  pins.

#### (8) Sequence for connecting and disconnecting power supply

Do not apply voltage to the A/D converter power supply pins (AVcc, AVR, AVss) or analog inputs (AN0 to AN7) until the digital power supply (Vcc) is turned on. When turning the device off, turn off the digital power supply after disconnecting the A/D converter power supply and analog inputs. When turning the power on or off, ensure that AVR does not exceed AVcc.

When using the I/O ports that share pins with the analog inputs, ensure that the input voltage does not exceed AVcc (turning the analog and digital power supplies on and off simultaneously is OK).

#### (9) Conditions when output from ports 0 and 1 is undefined


After turning on the power supply, the outputs from ports 0 and 1 are undefined during the oscillation stabilization delay time controlled by the regulator circuit (during the power-on reset) if the  $\overline{RST}$  pin level is "L", ports 0 and 1 go to high impedance.

Figures 1 and 2 show the timing (for the MB90F562B and MB90V560).

Note that this undefined output period does not occur on products without an internal regulator circuit as these products do not have an oscillation stabilization delay time.

(MB90561A, MB90562A, MB90F568, MB90567 and MB90568)


## • Figure 1 Timing chart for undefined output from ports 0 and 1 (When RST pin level is "H")



\*2 : Oscillation stabilization delay time :

218/Oscillation clock frequency (approx. 16.38 ms for a 16 MHz oscillation clock frequency)





218/Oscillation clock frequency (approx. 16.38 ms for a 16 MHz oscillation clock frequency)

## (10) Notes on using the DIV A, Ri and DIVW A, RWi instructions

The location in which the remainder value produced by the signed division instructions "DIV A, Ri" and "DIVW A, RWi" is stored depends on the bank register. The remainder is stored in an address in the memory bank specified in the bank register.

Set the bank register to "00H" when using the "DIV A, Ri" and "DIVW A, RWi" instructions.


## (11) Notes on using REALOS

The extended intelligent I/O service (El<sup>2</sup>OS) cannot be used when using REALOS.

## (12) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the self oscillation circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## **■ BLOCK DIAGRAM**




<sup>\*:</sup> Channel numbers when used as 8-bit timers. Three channels (ch1, ch3, and ch5) are available when used as 16-bit timers.

Note: The I/O ports share pins with the various peripheral functions (resources) .

See the Pin Assignment and Pin Description sections for details.

Note that, if a pin is used by a peripheral function (resource), it may not be used as an I/O port.

## **■ MEMORY MAP**



	Access	prohibited
--	--------	------------

Part No.	Address#1	Address#2	Address#3
MB90561A	FF8000 <sub>H</sub>	008000н	000500н
MB90562A	FF0000 <sub>H</sub>	004000н	000900н
MB90F562B	FF0000 <sub>H</sub>	004000н	000900н
MB90567	FE8000н	004000н	001100н
MB90568	FE0000н	004000н	001100н
MB90F568	FE0000н	004000н	001100н
MB90V560	FE0000н*	004000н*	001100н

<sup>\*: &</sup>quot;V" products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

## Memory map of MB90560/565 series

- Notes: When specified in the ROM mirror function register, the upper part of 00 bank ("004000H to 00FFFFH") contains a mirror of the data in the upper part of FF bank ("FF4000H to FFFFFFH").
  - See "10. ROM Mirror Function Selection Module" in the Peripheral Functions section for details of the ROM mirror function settings.

Remarks: • The ROM mirror function is provided so the C compiler's small memory model can be used.

- The lower 16 bits of the FF bank and 00 bank addresses are the same. However, as the FF bank ROM area exceeds 48 KBytes, the entire ROM data area cannot be mirrored in 00 bank.
- When using the C compiler's small memory model, locating data tables in the area "FF4000H to FFFFFH" makes the image of the data visible in the "004000H to 00FFFFH" area. This means that data tables located in ROM can be referenced without needing to declare far pointers.

## ■ I/O MAP

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXXB
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXXB
000007н to 00000Fн		Access prohi	bited		
000010н	DDR0	Port 0 direction register	R/W	Port 0	0 0 0 0 0 0 0 0 B
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014н	DDR4	Port 4 direction register	R/W	Port 4	ХООООООВ
000015н	DDR5	Port 5 direction register	R/W	Port 5	00000000
000016н	DDR6	Port 6 direction register	R/W	Port 6	XXXX 0 0 0 0 <sub>B</sub>
000017н	ADER	Analog input enable register	R/W	Port 5, A/D converter	11111111
000018н to 00001Fн		Access prohi	bited		
000020н	SMR0	Mode register ch0	R/W		0 0 0 0 0 X 0 0 <sub>B</sub>
000021н	SCR0	Control register ch0	W, R/W		0 0 0 0 0 1 0 0в
000000	SIDR0	Input data register ch0	R	UART0	VVVVVV-
000022н	SODR0	Output data register ch0	W		XXXXXXXXB
000023н	SSR0	Status register ch0	R, R/W		0 0 0 0 1 0 0 0в
000024н	SMR1	Mode register ch1	R/W		00000Х00в
000025н	SCR1	Control register ch1	W, R/W		00000100в
000000	SIDR1	Input data register ch1	R	UART1	VVVVVVV
000026н	SODR1	Output data register ch1	W		XXXXXXX
000027н	SSR1	Status register ch1	R, R/W		00001000в
000028н		Access prohi	bited		
000029н	CDCR0	Communication prescaler control register ch0	R/W	Communication prescaler	0 ХХХ 0 0 0 0в

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value			
00002Ан		Access prohibited						
00002Вн	CDCR1	Communication prescaler control register ch1	R/W	Communication prescaler	0 XXX 0 0 0 0 <sub>B</sub>			
00002Сн to 00002Fн		Access prohi	bited					
000030н	ENIR	DTP/external interrupt enable register	R/W		0 0 0 0 0 0 0 0 0			
000031н	EIRR	DTP/external interrupt request register	R/W	DTP/external	XXXXXXXX			
000032н	ELV/D	Request level setting register (lower)	R/W	interrupts	0 0 0 0 0 0 0 0в			
000033н	ELVR	Request level setting register (upper)	R/W		0 0 0 0 0 0 0 0 0в			
000034н	ADCS0	A/D control status register (lower)	R/W		0 0 0 0 0 0 0 0в			
000035н	ADCS1	A/D control status register (upper)	W, R/W	8/10-bit	0 0 0 0 0 0 0 0 0в			
000036н	ADCR0	A/D data register (lower)	R	A/D converter	XXXXXXXX			
000037н	ADCR1	A/D data register (upper)	R, W		0 0 0 0 0 XXX <sub>B</sub>			
000038н	PRLL0	PPG reload register ch0 (lower)	R/W		XXXXXXXX			
000039н	PRLH0	PPG reload register ch0 (upper)	R/W	8/16-bit PPG timer	XXXXXXXX			
00003Ан	PRLL1	PPG reload register ch1 (lower)	R/W		XXXXXXXX			
00003Вн	PRLH1	PPG reload register ch1 (upper)	R/W		XXXXXXXX			
00003Сн	PPGC0	PPG control register ch0 (lower)	R/W		0000001в			
00003Dн	PPGC1	PPG control register ch1 (upper)	R/W		0000001в			
00003Ен	PCS01	PPG clock control register ch0, ch1	R/W		0 0 0 0 0 0 XXB			
00003Fн		Access prohi	bited					
000040н	PRLL2	PPG reload register ch2 (lower)	R/W		XXXXXXXXB			
000041н	PRLH2	PPG reload register ch2 (upper)	R/W		XXXXXXXXB			
000042н	PRLL3	PPG reload register ch3 (lower)	R/W		XXXXXXXX			
000043н	PRLH3	PPG reload register ch3 (upper)	R/W	8/16-bit PPG timer	XXXXXXXX			
000044н	PPGC2	PPG control register ch2 (lower)	R/W		0000001в			
000045н	PPGC3	PPG control register ch3 (upper)	R/W		0000001в			
000046н	PCS23	PPG clock control register ch2, ch3	R/W		0 0 0 0 0 0 XXB			
000047н		Access prohi	bited					
000048н	PRLL4	PPG reload register ch4 (lower)	R/W		XXXXXXXXB			
000049н	PRLH4	PPG reload register ch4 (upper)	R/W		XXXXXXXXB			
00004Ан	PRLL5	PPG reload register ch5 (lower)	R/W	8/16-bit PPG timer	XXXXXXXX			
00004Вн	PRLH5	PPG reload register ch5 (upper)	R/W		XXXXXXXXB			
00004Сн	PPGC4	PPG control register ch4 (lower)	R/W		0000001в			

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
00004Дн	PPGC5	PPG control register ch5 (upper)  R/W		0000001в	
00004Ен	PCS45	PPG clock control register ch4, ch5	R/W	8/16-bit PPG timer	0 0 0 0 0 0 XXB
00004Fн		I.			
000050н	TMRR0	8-bit reload register ch0	R/W		XXXXXXXXB
000051н	DTCR0	8-bit timer control register ch0	R/W		00000000
000052н	TMRR1	8-bit reload register ch1	R/W		XXXXXXXXB
000053н	DTCR1	8-bit timer control register ch1	R/W	Waveform generator	0 0 0 0 0 0 0 0 0
000054н	TMRR2	8-bit reload register ch2	R/W	generator	XXXXXXXXB
000055н	DTCR2	8-bit timer control register ch2	R/W		00000000
000056н	SIGCR	Waveform control register	R/W		0 0 0 0 0 0 0 0 В
000057н		Access prohi	bited		
000058н	CPCLR	Compare clear register (lower)	R/W		XXXXXXXXB
000059н	CPCLR	Compare clear register (upper)	R/W	†	XXXXXXXXB
00005Ан	TCDT	Timer data register (lower)	R/W	timer	0 0 0 0 0 0 0 0в
00005Вн	TODI	Timer data register (upper)	R/W		0 0 0 0 0 0 0 0в
00005Сн	TCCS	Timer control/status register (lower)	R/W		0 0 0 0 0 0 0 0в
00005Дн	1003	Timer control/status register (upper)	R/W	]	0 XX 0 0 0 0 0 <sub>B</sub>
00005Ен		Access probi	hitad		
00005Fн		Access prohi	bitea		
000060н	IPCP0	Input capture data register ch0 (lower)	R		XXXXXXXXB
000061н	IFCFU	Input capture data register ch0 (upper)	R	]	XXXXXXXXB
000062н	IPCP1	Input capture data register ch1 (lower)	R	]	XXXXXXXX
000063н	IFCFI	Input capture data register ch1 (upper)	R	]	XXXXXXXXB
000064н	IPCP2	Input capture data register ch2 (lower)	R	Input capture	XXXXXXXX
000065н	IFCF2	Input capture data register ch2 (upper)	R	]	XXXXXXXX
000066н	IPCP3	Input capture data register ch3 (lower)	R		XXXXXXXX
000067н	IFCF3	Input capture data register ch3 (upper)	R		XXXXXXXX
000068н	ICS01	Input capture control register 01	R/W	]	0 0 0 0 0 0 0 0в
000069н		Access prohi	bited		
00006Ан	ICS23	Input capture control register 23	R/W	Input capture	0000000
00006Вн to 00006Ен		Access prohi	bited		

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
00006Fн	ROMM	ROM mirror function selection register	W	ROM mirror function selection module	XXXXXXX 1 <sub>B</sub>
000070н	OCCP0	Compare register ch0 (lower)	R/W		XXXXXXXXB
000071н	OCCPU	Compare register ch0 (upper)	R/W		XXXXXXXXB
000072н	OCCP1	Compare register ch1 (lower)	R/W		XXXXXXXXB
000073н	OCCPT	Compare register ch1 (upper)	R/W		XXXXXXXXB
000074н	00000	Compare register ch2 (lower)	R/W		XXXXXXXXB
000075н	OCCP2	Compare register ch2 (upper)	R/W	<u> </u>	XXXXXXXXB
000076н	00000	Compare register ch3 (lower)	R/W		XXXXXXXXB
000077н	OCCP3	Compare register ch3 (upper)	R/W	<u> </u>	XXXXXXXXB
000078н	00004	Compare register ch4 (lower)	R/W	Outrout commons	XXXXXXXXB
000079н	OCCP4	Compare register ch4 (upper)	R/W	Output compare	XXXXXXXX
00007Ан	00005	Compare register ch5 (lower)	R/W		XXXXXXXX
00007Вн	OCCP5	Compare register ch5 (upper)	R/W		XXXXXXXX
00007Сн	OCS0	Compare control register ch0 (lower)	R/W		0 0 0 0 XX 0 Ов
00007Dн	OCS1	Compare control register ch1 (upper)	R/W		XXX 0 0 0 0 0 <sub>B</sub>
00007Ен	OCS2	Compare control register ch2 (lower)	R/W		0 0 0 0 XX 0 0 <sub>B</sub>
00007Fн	OCS3	Compare control register ch3 (upper)	R/W		XXX 0 0 0 0 0 <sub>B</sub>
000080н	OCS4	Compare control register ch4 (lower)	R/W		0 0 0 0 XX 0 0 <sub>B</sub>
000081н	OCS5	Compare control register ch5 (upper)	R/W		XXX 0 0 0 0 0 <sub>B</sub>
000082н	TMCSR0:L	Timer control status register ch0 (lower)	R/W		0 0 0 0 0 0 0 0 0в
000083н	TMCSR0:H	Timer control status register ch0 (upper)	R/W		XXXX 0 0 0 0 <sub>B</sub>
000004	TMR0	16-bit timer register ch0 (lower)	R		XXXXXXXXB
000084н	TMRLR0	16-bit reload register ch0 (lower)	W		XXXXXXXX
000005	TMR0	16-bit timer register ch0 (upper)	R		XXXXXXXX
000085н	TMRHR0	16-bit reload register ch0 (upper)	W	40 hit aala a diinaa	XXXXXXXX
000086н	TMCSR1:L	Timer control status register ch1 (lower)	R/W	16-bit reload timer	00000000
000087н	TMCSR1:H	Timer control status register ch1 (upper)	R/W		XXXX 0 0 0 0 <sub>B</sub>
000000	TMR1	16-bit timer register ch1 (lower)	R	1	XXXXXXXXB
000088н	TMRLR1	16-bit reload register ch1 (lower)	W	1	XXXXXXXXB
000000	TMR1	16-bit timer register ch1 (upper)	R	1	XXXXXXXXB
000089н	TMRHR1	16-bit reload register ch1 (upper)	W	1	XXXXXXXX

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value			
00008Ан to 00008Вн		Access prohibited						
00008Сн	RDR0	Port 0 pull-up resistor setting register	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>			
00008Dн	RDR1	Port 1 pull-up resistor setting register	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>			
00008Ен to 00009Dн		Access prohi	bited					
00009Ен	PACSR	Program address detection control status register	R/W	Address match detection	0 0 0 0 0 0 0 0 0в			
00009Fн	DIRR	Delayed interrupt request/clear register	R/W	Delayed interrupt	XXXXXXX 0 <sub>B</sub>			
0000А0н	LPMCR	Low power consumption mode register	W, R/W	Low power consumption control circuit	00011000в			
0000А1н	CKSCR	Clock selection register	R, R/W	Clock	11111100в			
0000A2н to 0000A7н		Access prohibited						
0000А8н	WDTC	Watchdog control register	R/W	Watchdog timer	1 XXXX 1 1 1в			
0000А9н	TBTC	Timebase timer control register	W, R/W	Timebase timer	1 XX 0 0 1 0 Ов			
0000AAн to 0000ADн		Access prohi	bited					
0000АЕн	FMCS	Flash memory control status register	R, W, R/W	Flash memory	0 0 0 0 0 0 0 0 0в			
0000АГн		Access prohi	bited					
0000В0н	ICR00	Interrupt control register 00 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>			
ООООВОН	ICKUU	Interrupt control register 00 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000В1н	ICR01	Interrupt control register 01 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>			
0000D1H	101(01	Interrupt control register 01 (for reading)	R, R/W		XX 0 0 0 1 1 1 <sub>B</sub>			
0000В2н	ICR02	Interrupt control register 02 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>			
000000211	101102	Interrupt control register 02 (for reading)	R, R/W	Interrupts	XX 0 0 0 1 1 1 <sub>B</sub>			
0000ВЗн	ICR03	Interrupt control register 03 (for writing)	W, R/W	torrupto	XXXX 0 1 1 1 <sub>B</sub>			
22302011	.51.50	Interrupt control register 03 (for reading)	R, R/W		XX 0 0 0 1 1 1 <sub>B</sub>			
0000В4н	ICR04	Interrupt control register 04 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>			
30002		Interrupt control register 04 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000В5н	ICR05	Interrupt control register 05 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>			
		Interrupt control register 05 (for reading)	R, R/W		XX 0 0 0 1 1 1 <sub>B</sub>			

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value	
000000	ICDOS	Interrupt control register 06 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
0000В6н	ICR06	Interrupt control register 06 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В7н	ICR07	Interrupt control register 07 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
0000Б7н	ICKU1	Interrupt control register 07 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В8н	ICR08	Interrupt control register 08 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
ООООВОН	ICINOO	Interrupt control register 08 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000В9н	ICR09	Interrupt control register 09 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
ООООБЭН	ICKU9	Interrupt control register 09 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВАн	ICR10	Interrupt control register 10 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
UUUUDAH	ICKIU	Interrupt control register 10 (for reading)	R, R/W	Interrupts	ХХ 0 0 0 1 1 1в	
0000ВВн	ICR11	Interrupt control register 11 (for writing)	W, R/W	interrupts	XXXX 0 1 1 1 <sub>B</sub>	
ООООВЬН	ICIXII	Interrupt control register 11 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВСн	ICR12	Interrupt control register 12 (for writing)	W, R/W		ХХХХ 0 1 1 1в	
ООООВСН	IONIZ	Interrupt control register 12 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВДн	ICR13	Interrupt control register 13 (for writing)	W, R/W		ХХХХ 0 1 1 1в	
OOOODDH	ICKIS	Interrupt control register 13 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000ВЕн	ICR14	Interrupt control register 14 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
OOOODEH	101(14	Interrupt control register 14 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000BFн	ICR15	Interrupt control register 15 (for writing)	W, R/W		XXXX 0 1 1 1 <sub>B</sub>	
0000Ы н	101(10	Interrupt control register 15 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
0000С0н to 0000FFн		Unused are	ea			
000100н to #н		RAM area				
#н to 001FEFн		Reserved area				
001FF0н		Program address detection register ch0 (lower)	R/W		XXXXXXXX	
001FF1н	PADR0	Program address detection register ch0 (middle)	R/W	Address match detection	XXXXXXXX	
001FF2н		Program address detection register ch0 (lower)	R/W		XXXXXXXX	
	<del></del>				(Continued)	

## (Continued)

Address	Abbreviat- ed Register Name	Register name	Read/ Write	Resource Name	Initial Value
001FF3н		Program address detection register ch1 (lower)	R/W		XXXXXXXX
001FF4н	PADR1	Program address detection register ch1 (middle)	R/W	Address match detection	XXXXXXXX
001FF5н		Program address detection register ch1 (lower)	R/W		XXXXXXXX
001FF6н to 001FFFн	Unused area				

## • Read/write notation

R/W : Reading and writing permitted

R : Read-only W : Write-only

### • Initial value notation

0 : Initial value is "0".1 : Initial value is "1".

X : Initial value is undefined.

# ■ INTERRUPTS, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt	El <sup>2</sup> OS Sup-	Interrupt Vector		Interrupt Control Register		Priori-	
·	port	N	o.*	Address	ICR	Address	ty
Reset	×	#08	<b>08</b> н	FFFFDCH		_	High
INT 9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>	_	_	
Exception	×	#10	0Ан	FFFFD4 <sub>H</sub>	_	_	
A/D converter conversion complete	0	#11	0Вн	FFFFD0 <sub>H</sub>	ICR00	0000В0н	1
Output compare channel 0 match	Δ	#13	0Дн	FFFFC8 <sub>H</sub>	ICR01	0000P4	
8/16-bit PPG timer 0 counter borrow	Δ	#14	0Ен	FFFFC4 <sub>H</sub>	ICRUI	0000В1н	
Output compare channel 1 match	Δ	#15	0Гн	FFFFC0 <sub>H</sub>	ICR02	0000В2н	
8/16-bit PPG timer 1 counter borrow	Δ	#16	10н	FFFFBCH	ICR02	UUUUBZH	
Output compare channel 2 match	Δ	#17	11н	FFFFB8 <sub>H</sub>	ICR03	0000ВЗн	
8/16-bit PPG timer 2 counter borrow	Δ	#18	12н	FFFFB4 <sub>H</sub>	IURUS	UUUUDSH	
Output compare channel 3 match	Δ	#19	13н	FFFFB0 <sub>H</sub>	ICR04	0000В4н	
8/16-bit PPG timer 3 counter borrow	Δ	#20	14н	FFFFACH	101104	0000D4H	
Output compare channel 4 match	$\triangle$	#21	15н	FFFFA8 <sub>H</sub>	ICR05	0000В5н	
8/16-bit PPG timer 4 counter borrow	Δ	#22	16н	FFFFA4 <sub>H</sub>	101103	ООООВЭН	
Output compare channel 5 match	Δ	#23	17н	FFFFA0 <sub>H</sub>	ICR06	0000В6н	
8/16-bit PPG timer 5 counter borrow	Δ	#24	18н	FFFF9C <sub>H</sub>	ICIXOO		
DTP/external interrupt channel 0/1 detection	Δ	#25	19н	FFFF98 <sub>H</sub>	ICR07	0000В7н	
DTP/external interrupt channel 2/3 detection	Δ	#26	1Ан	FFFF94 <sub>H</sub>	ICIXO		
DTP/external interrupt channel 4/5 detection	Δ	#27	1Вн	FFFF90 <sub>H</sub>	ICR08	0000В8н	
DTP/external interrupt channel 6/7 detection	Δ	#28	1Сн	FFFF8C <sub>H</sub>	ICKU	ООООВОН	
8-bit timer 0/1/2 counter borrow	×	#29	1Dн	FFFF88 <sub>H</sub>	ICR09	0000В9н	
16-bit reload timer 0 underflow	0	#30	1Ен	FFFF84 <sub>H</sub>	101109	0000БЭн	
16-bit freerun timer overflow	×	#31	1Fн	FFFF80 <sub>H</sub>	ICR10	0000ВАн	
16-bit reload timer 1 underflow	0	#32	20н	FFFF7C <sub>H</sub>	ICICIO	UUUUDAH	
Input capture channel 0/1	0	#33	21н	FFFF78 <sub>H</sub>	ICR11	0000ВВн	
16-bit freerun timer clear	×	#34	22н	FFFF74 <sub>H</sub>	ICIXTT	0000DDH	
Input capture channel 2/3	0	#35	23н	FFFF70 <sub>H</sub>	ICR12	0000ВСн	
Timebase timer	×	#36	24н	FFFF6C <sub>H</sub>	101112	ООООВСН	
UART1 receive	0	#37	25н	FFFF68 <sub>H</sub>	ICR13	0000ВДн	
UART1 send	Δ	#38	26н	FFFF64 <sub>H</sub>	101(13	ООООВЫН	
UART0 receive	0	#39	27н	FFFF60 <sub>H</sub>	ICR14	0000ВЕн	
UART0 send	Δ	#40	28н	FFFF5C <sub>H</sub>	101114	UUUUDEH	
Flash memory status	×	#41	29н	FFFF58 <sub>H</sub>	ICR15	0000ВFн	•
Delay interrupt output module	×	#42	2Ан	FFFF54 <sub>H</sub>	CLUO	UUUUDFH	Low

○ : Supported

 $\times$ : Not supported

○ : Supported, includes EI<sup>2</sup>OS stop function

 $\triangle\;$  : Available if the interrupt that shares the same ICR is not used.

\*: If two or more interrupts with the same level occur simultaneously, the interrupt with the lower interrupt vector number has priority

### **■ PERIPHERAL FUNCTIONS**

#### 1. I/O Ports

- The I/O ports can be used as general-purpose I/O ports (parallel I/O ports) . The MB90560/565 series have 7 ports (51 pins) . The ports share pins with the inputs and outputs of the peripheral functions.
- The port data registers (PDR) are used to output data to the I/O pins and read the data input from the I/O ports. Similarly, the port direction registers (DDR) set the I/O direction (input or output) for each individual port bit


• The following table lists the I/O ports and the peripheral functions with which they share pins.


	Pin Name (Port)	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00-P07	_	Not shared
Port 1	P10-P16	INT0-INT6	External interrupts
FOILT	P17	FRCK	Freerun timer external input
Port 2	P20-P23	TIN0, TO0, TIN1, TO1	16-bit reload timer 0 and 1
FOIL 2	P24-P27	IN0-IN3	Input capture 0 to 3
Port 3	P30-P35	RTO0-RTO5	Output compare
Full 3	P36, P37	SIN0, SOT0	UARTO
Port 4	P40	SCK0	UART0
F 011 4	P41-P46	PPG0-PPG5	8/16-bit PPG timer
Port 5	P50-P57	AN0-AN7	8/10-bit A/D converter
	P60-P62	SIN1, SOT1, SCK1	UART1
Port 6	P63	INT7	External interrupts
	F03	DTTI	Waveform generator


Notes: • Pins P30 to P35 of port 3 can drive a maximum of loL = 12 mA.

• Port 5 shares pins with the analog inputs. When using port 5 pins as a general-purpose ports, ensure that the corresponding analog input enable register (ADER) bits are set to "0<sub>B</sub>". ADER is initialized to "FF<sub>H</sub>" after a reset.


## • Block diagram for port 0 and 1 pins







### · Block diagram for port 5 pins



Notes: • When using as an input port, set the corresponding bit in the port 5 direction register (DDR5) to "0" and set the corresponding bit in the analog input enable register (ADER) to "0".

• When using as an analog input pin, set the corresponding bit in the port 5 direction register (DDR5) to "0" and set the corresponding bit in the analog input enable register (ADER) to "1".

### 2. Timebase Timer

- The timebase timer is an 18-bit freerun timer (timebase timer/counter) that counts up synchronized with the main clock (oscillation clock: HCLK divided into 2).
- The timer can generate interrupt requests at a specified interval, with four different interval time settings available.
- The timer supplies the operating clock for peripheral functions including the oscillation stabilization delay timer and watchdog timer.

## • Timebase timer interval settings

Internal Count Clock Period Interval Time	
	2 <sup>12</sup> /HCLK (approx. 1.024 ms)
2/HCLK (0.5 μs)	2 <sup>14</sup> /HCLK (approx. 4.096 ms)
2/110LK (0.3 μs)	2 <sup>16</sup> /HCLK (approx. 16.384 ms)
	2 <sup>19</sup> /HCLK (approx. 131.072 ms)

Notes: • HCLK: Oscillation clock frequency


• The values enclosed in ( ) indicate the times for a clock frequency of 4 MHz.

### • Period of clocks supplied from timebase timer

Peripheral Function	Clock Period
	210/HCLK (approx. 0.256 ms)
Oscillation stabilization delay for	213/HCLK (approx. 2.048 ms)
the main clock	2 <sup>15</sup> /HCLK (approx. 8.192 ms)
	217/HCLK (approx. 32.768 ms)
	212/HCLK (approx. 1.024 ms)
Watahdag timor	2 <sup>14</sup> /HCLK (approx. 4.096 ms)
Watchdog timer	2 <sup>16</sup> /HCLK (approx. 16.384 ms)
	2 <sup>19</sup> /HCLK (approx. 131.072 ms)

Notes: • HCLK: Oscillation clock frequency

• The values enclosed in ( ) indicate the times for a clock frequency of 4 MHz.



The actual interrupt request number for the timebase timer is :

Interrupt request number: #36 (24H)

## 3. Watchdog Timer

- The watchdog timer is a timer/counter used to detect faults such as program runaway.
- The watchdog timer is a 2-bit counter that counts the clock signal from the timebase timer or watch timer.
- Once started, the watchdog timer must be cleared before the 2-bit counter overflows. If an overflow occurs, the CPU is reset.

### · Interval time for the watchdog timer

HCLK : Oscillation Clock (4 MHz)					
Min.	Max.	Clock Period			
Approx. 3.58 ms	Approx. 4.61 ms	2 <sup>14</sup> ± 2 <sup>11</sup> / HCLK			
Approx. 14.33 ms	Approx. 18.30 ms	2 <sup>16</sup> ± 2 <sup>13</sup> / HCLK			
Approx. 57.23 ms	Approx. 73.73 ms	2 <sup>18</sup> ± 2 <sup>15</sup> / HCLK			
Approx. 458.75 ms	Approx. 589.82 ms	2 <sup>18</sup> ± 2 <sup>15</sup> / HCLK			

Notes: • The difference between the maximum and minimum watchdog timer interval times is due to the timing when the counter is cleared.

• As the watchdog timer is a 2-bit counter that counts the carry-up signal from the timebase timer or watch timer, clearing the timebase timer (when operating on HCLK) or the watch timer (when operating on SCLK) lengthens the time until the watchdog timer reset is generated.

## · Watchdog timer count clock

WTC : WDCS	HCLK : Oscillation clock PCLK : PLL clock	
"0"	Prohibited setting	
"1"	Count the timebase timer output.	


### Events that stop the watchdog timer

- 1 : Stop due to a power-on reset
- 2: Watchdog reset

#### · Events that clear the watchdog timer

- 1 : External reset input from the  $\overline{RST}$  pin.
- 2: Writing "0" to the software reset bit.
- 3: Writing "0" to the watchdog control bit (second and subsequent times).
- 4: Changing to sleep mode (clears the watchdog timer and temporarily halts the count).
- 5 : Changing to timebase timer mode (clears the watchdog timer and temporarily halts the count) .
- 6 : Changing to stop mode (clears the watchdog timer and temporarily halts the count) .

## • Block diagram



## 4. 16-Bit Reload Timers 0 and 1 (With Event Count Function)

- The 16-bit reload timers have the following functions.
- The count clock can be selected from three internal clocks or the external event clock.
- An interrupt to the CPU can be generated when an underflow occurs on 16-bit reload timer 0 or 1. This interrupt allows the timers to be used as interval timers.
- Two different operation modes can be selected when an underflow occurs on 16-bit reload timer 0 or 1: oneshot mode in which timer operation halts when an underflow occurs or reload mode in which the value in the reload register is loaded into the timer and counting continues.
- Extended intelligent I/O service (EI2OS) is supported.
- The MB90560/565 series contains two 16-bit reload timer channels.

#### • 16-bit reload timer operation modes

Count Clock	Start Trigger	Operation When an Underflow Occurs
	Software trigger	One-shot mode
Internal clock	Software trigger	Reload mode
Internal Clock	External trigger	One-shot mode
	External trigger	Reload mode
Event count mode	Coffugero triagor	One-shot mode
(external clock mode)	Software trigger	Reload mode


## • Interval times for the 16-bit reload timers

Count Clock	Count Clock Count Clock Period	
	2¹/φ (0.125 μs)	0.125 μs to 8.192 ms
Internal clock	2³/φ (0.5 μs)	0.5 μs to 32.768 ms
	2 <sup>5</sup> /φ (2.0 μs)	2.0 μs to 131.1 ms
Event count mode 2³/\$\phi\$ or longer		0.5 μs or longer

Note: The values enclosed in () and the example of interval times is for a machine clock frequency of 16 MHz. \$\phi\$ is the machine clock frequency value for the calculation.

Remarks: 16-bit reload timer 0 can be used to generate the baud rate for UART0.

16-bit reload timer 1 can be used to generate the baud rate for UART1 and activation trigger for the A/D converter.



### 5. Multi-Function Timer

• Based on the 16-bit freerun timer, the multi-function timer can be used to generate 12 independent waveform outputs and to measure input pulse widths and external clock periods.

#### Structure of multi-function timer

16-bit	16-bit	16-bit	8/16-bit	Waveform generator
freerun timer	output compare	input capture	PPG timer	
1 ch	6 ch	4 ch	8 bit $\times$ 6 ch 16 bit $\times$ 3 ch	8-bit timer × 3 ch

#### 16-bit freerun timer (1 channel)

The 16-bit freerun timer consists of a 16-bit up-counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler.

The count output value from the 16-bit freerun timer provides the base time for the input capture and output compare functions.

- The count clock can be selected from the following eight clocks :
  - 1/φ, 2/φ, 4/φ, 8/φ, 16/φ, 32/φ, 64/φ, 128/φ
- An interrupt can be generated when the 16-bit freerun timer overflows or when the 16-bit freerun timer count is cleared to "0000H" due to a match occurring between the value in the compare clear register (CPCLR) and the count in the 16-bit freerun timer (TCCS: ICRE = "1", MODE = "1").
- The 16-bit freerun timer is cleared to "0000H" when a reset occurs, on setting the timer clear bit (SCLR) in the timer control status register (TCCS), when a compare match occurs between the 16-bit freerun timer count and the value in the compare clear register (CPCLR) (TCCS: MODE = "1"), or by writing "0000H" to the timer data register (TCDT).

### Output compare (6 channels)

The output compare unit consists of compare registers (OCCP0 to OCCP5), compare control registers (OCS0 to OCS5), and compare output latches.

When a match occurs between a compare register (OCCP0 to OCCP5) value and the count from the 16-bit freerun timer, the output compare can invert the level of the corresponding output compare pin and generate an interrupt.

- The compare registers (OCCP0 to OCCP5) operate independently for each channel. Each of the compare registers (OCCP0 to OCCP5) has a corresponding output pin and an interrupt request flag in the channel's compare control register (lower) (OCS0, OCS2, OCS4).
- Two channels of the compare registers (OCCP0 to OCCP5) can be used to invert the output pins.
- An interrupt can be output when a match occurs between a compare register (OCCP0 to OCCP5) and the count from the 16-bit freerun timer (OCS0, OCS2, OCS4: IOP0 = "1", IOP1 = "1"). (OCS0, OCS2, OCS4: IOE0 = "1", IOE1 = "1")
- The initial output levels for the output compare pins can be set.

### • Input capture (4 channels)

The input capture consists of external input pins (IN0 to IN3), corresponding input capture data registers (IPCP0 to IPCP3), and input capture control status registers (ICS01, ICS23).

The input capture can transfer the count value from the 16-bit freerun timer to the input capture data register (IPCP0 to IPCP3) and output an interrupt on detecting an active edge on the signal input from the external input pin.

- Each channel of the input capture operates independently.
- The active edge (rising edge, falling edge, or either edge) on the external signal can be specified.

• An interrupt can be generated when an active edge is detected on the external signal (ICS01, ICS23 : ICE0 = "1", ICE1 = "1", ICE2 = "1", ICE3 = "1") .

### • 8/16-bit PPG timer (8-bit : 6 channels, 16-bit : 3 channels)

The 8/16-bit PPG timer consists of an 8-bit down counter (PCNT), PPG control registers (PPGC0 to PPGC 5), PPG clock control registers (PCS01, PCS23, PCS45), and PPG reload registers (PRLL0 to PRLL5, PRLH0 to PRLH5).

When used as an 8/16-bit reload timer, the PPG operates as an event timer. The PPG can also be used to output pulses with specified frequency and duty ratio.

- 8-bit PPG mode
  - Each channel operates as an independent 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode ch0 (ch2, ch4) operates as an 8-bit prescaler and ch1 (ch3, ch5) operates as a variable frequency PPG by counting up on the borrow output from ch0 (ch2, ch4).
- 16-bit PPG mode ch0 (ch2, ch4) and ch1 (ch3, ch5) operate together as a 16-bit PPG.
- PPG operation

Outputs pulses with the specified frequency and duty ratio (ratio of "H" level period and "L" level period), and can also be used as a D/A converter when combined with an external circuit.

### Waveform generator


The waveform generator consists of an 8-bit timer, 8-bit timer control registers (DTCR0 to DTCR2), 8-bit reload registers (TMRR0 to TMRR2), and waveform control register (SIGCR).

The waveform generator can generate a DC chopper output or non-overlapping three-phase waveform output for inverter control using the realtime outputs (RT0 to RT5) and 8/16-bit PPG timer.


- A non-overlapping waveform can be generated by using the 8-bit timer as a deadtime timer and adding a nonoverlap time delay to the PPG timer pulse output. (Deadtime timer function)
- A non-overlapping waveform can be generated by using the 8-bit timer as a deadtime timer and adding a non-overlap time delay to the realtime outputs (RT1, RT3, RT5). (Deadtime timer function)
- A GATE signal can be generated when a match occurs between the count from the 16-bit freerun timer and compare register in the output compare (OCCP0 to OCCP5) (rising edge on realtime output (RT)) to control the PPG timer operation. (GATE function)
- Can control the RTO0 to RTO5 pin outputs using the DTTI pin input.


  By making the DTTI pin input clockless, the pins can be controlled externally even when the oscillation clock is halted. (The level for each pin can be set by the program.) However, the I/O ports (P30 to P35) must have been set beforehand as outputs and the output values set in the port 3 data register (PDR3).

- Block diagram
- 16-bit freerun timer, input capture, and output compare



### • Block diagram of 8/16-bit PPG timer





### 6. UART

### (1) Overview

- The UART is a general-purpose serial communications interface for performing synchronous or asynchronous (start-stop synchronization) communications with external devices.
- The interface provides both a bi-directional communication function (normal mode) and a master-slave communication function (multi-processor mode) .
- The UART can generate interrupt requests at receive complete, receive error detected, and transmit complete timings. Also the UART supports EI<sup>2</sup>OS.

### • UART functions

The UART is a general-purpose serial communications interface for sending serial data to and from other CPUs and peripheral devices.

	Function
Data buffer	Full-duplex double-buffered
Transmission modes	<ul><li>Clock synchronous (no start and stop bits)</li><li>Clock asynchronous (start-stop synchronization)</li></ul>
Baud rate	<ul> <li>Max. 2 MHz (for a 16 MHz machine clock)</li> <li>Baud rate generated by dedicated baud rate generator</li> <li>Baud rate generated by external clock (clock input from SCK0 and SCK1 pins)</li> <li>Baud rate generated by internal clock (clock supplied from 16-bit reload timer)</li> <li>Eight different baud rate settings are available.</li> </ul>
Number of data bits	<ul><li>7 bits (asynchronous normal mode only)</li><li>8 bits</li></ul>
Signal format	Non return to zero (NRZ) format
Receive error detection	<ul><li>Framing errors</li><li>Overrun errors</li><li>Parity errors (not available in multi-processor mode)</li></ul>
Interrupt requests	<ul> <li>Receive interrupt (Receive complete or receive error detected)</li> <li>Transmit interrupt (Transmission complete)</li> <li>Both transmit and receive support the extended intelligent I/O service (EI<sup>2</sup>OS) .</li> </ul>
Master/slave communication function (multi-processor mode)	Used for 1 (master) to n (slave) communications. (Can only be used as master)

Note: The UART does not add the start and stop bits in clock synchronous mode. In this case, only data is transmitted.

### • UART operation modes

	Operation Mode	No. of Data Bits		Synchronization	No. of Stop Bits	
	Operation wode	No Parity	With Parity	Syncinomization	No. of Stop Bits	
0	Normal mode	7 or 8 bits		Asynchronous	1 or 2 bits*2	
1	Multi-processor mode	8 + 1*1 —		Asynchronous	1 Of 2 Dits	
2	Clock synchronous mode	8	_	Synchronous	None	

<sup>-:</sup> Not available

### • UART interrupts and El<sup>2</sup>OS

Interrupt	Interrupt	Interrupt Control Register		Vector Table Address			El <sup>2</sup> OS
mterrupt	No.	Register Name	Address	Lower	Upper	Bank	EI-03
UART1 receive interrupt	#37 (25н)	ICR13	0000ВDн	FFFF68 <sub>H</sub>	FFFF69 <sub>H</sub>	FFFF6A <sub>H</sub>	0
UART1 send interrupt	#38 (26н)	ICR13	0000ВDн	FFFF64 <sub>H</sub>	FFFF65 <sub>H</sub>	FFFF66 <sub>H</sub>	Δ
UART0 receive interrupt	#39 (27н)	ICR14	0000ВЕн	FFFF60 <sub>H</sub>	FFFF61 <sub>H</sub>	FFFF62 <sub>H</sub>	0
UART0 send interrupt	#40 (28н)	ICR14	0000ВЕн	FFFF5C <sub>H</sub>	FFFF5D <sub>H</sub>	FFFF5E <sub>H</sub>	Δ

The UART has a function to halt El<sup>2</sup>OS if a receive error is detected.

<sup>\*1 :</sup> The "+1" represents the address/data (A/D) bit used for communication control.

<sup>\*2 :</sup> Only 1 stop bit supported for receiving.


<sup>△ :</sup> Available when the interrupt shared with ICR13 or ICR14 is not used.

### (2) UART structure

The UART consists of the following 11 blocks:

- Clock selector
- Receive control circuit
- Transmission control circuit
- Receive status evaluation circuit
- · Receive shift register
- · Transmission shift register
- Mode registers (SMR0, SMR1)
- Control registers (SCR0, SCR1)
- Status registers (SSR0, SSR1)
- Input data registers (SIDR0, SIDR1)
- Output data registers (SODR0, SODR1)

### Block diagram



#### Clock selector

Selects the send/receive clock from either the dedicated baud rate generator, external input clock (clock input to SCK0 or SCK1 pin), or internal clock (clock supplied by 16-bit reload timer).

### · Receive control circuit

The receive control circuit consists of a receive bit counter, start bit detection circuit, and receive parity counter. The receive bit counter counts the received data bits and outputs a receive interrupt request when the required number of data bits have been received. The start bit detection circuit detects the start bit on the serial input signal. On detecting a start bit, the receive data is shifted to the input data register (SIDR0 or SIDR1) in accordance with the specified transfer speed. The receive parity counter calculates the parity of the received data if parity is selected.

#### Transmission control circuit

The transmission control circuit consists of a transmission bit counter, transmission start circuit, and transmission parity counter. The transmission bit counter counts the transmitted data bits and outputs a transmit interrupt request when the required number of data bits have been sent. The transmission start circuit starts transmission when data is written to the output data register (SODR0 or SODR1). The transmission parity counter generates the parity bit for the transmitted data when parity is selected.

### · Receive shift register

The receive shift register captures the data input from the SIN0 or SIN1 pin by shifting one bit at a time then transfers the received data to the input data register (SIDR0 or SIDR1) when reception completes.

### · Transmission shift register

The transmission data is transferred from the output data register (SODR0 or SODR1) to the transmission shift register and output from the SOT0 or SOT1 pin by shifting one bit at a time.

### Mode register (SMR0, SMR1)

Set the operation mode, baud rate clock and serial clock input/output control, and enables output for the serial data pin.

### Control register (SCR0, SCR1)

Specifies whether to use parity, the type of parity, number of stop bits and data bits and the frame data format for operation mode 1, to clear the receive error flag bit, and to enable or disable send and receive operation.

### Status register (SSR0, SSR1)

Stores the send/receive and error status information, set the serial data transfer direction, and enables or disables the send and receive interrupt requests.

### Input data register (SIDR0, SIDR1)

Stores the received data.

### Output data register (SODR0, SODR1)

Set the transmission data. The data set in the output data register is converted to serial format and output.

### 7. DTP/External Interrupt Circuit

### (1) Overview of the DTP/external interrupt circuit

The DTP (Data Transfer Peripheral) /external interrupt circuit detects interrupt requests input to the external interrupt input pins (INT7 to INT0) and outputs interrupt requests.

### • DTP/external interrupt circuit functions

The DTP/external interrupt function detects edge or level signals input to the external interrupt input pins (INT7 to INT0) and outputs interrupt requests.

The interrupt request is received by the CPU and, if the extended intelligent I/O service (El<sup>2</sup>OS) is enabled, El<sup>2</sup>OS performs automatic data transfer (DTP function) then passes control to the interrupt handler routine on completion. If El<sup>2</sup>OS is disabled, control passes directly to the interrupt handler routine without performing automatic data transfer (DTP function).

### • Overview of the DTP/external interrupt circuit

	External Interrupt	DTP Function			
Input pins	8 channels (P10/INT0 to P16/INT6, P63/II	NT7)			
Interrupt conditions	The level or edge to detect can be set independently for each pin in the detection level setup register (ELVR) .				
	"L" level, "H" level, rising edge, or falling edge input				
Interrupt number	#25 (19 <sub>H</sub> ) to #28 (1C <sub>H</sub> )				
Interrupt control	Interrupts can be enabled or disabled in the DTP/external interrupt enable register (ENIR) .				
Interrupt flag	The DTP/external interrupt request register (ENRR) stores interrupt requests.				
Processing selection	Set El <sup>2</sup> OS to disabled (ICR : ISE = 0) Set El <sup>2</sup> OS to enabled (ICR : ISE = 1)				
Operation	Jumps to interrupt handler routine  Jumps to interrupt handler routine automatic data transfer by El <sup>2</sup> OS pletes.				

ICR: Interrupt control register

### DTP/external interrupt circuit interrupts and El<sup>2</sup>OS

Channel	Channel Interrupt Inte		rol Register	Vecto	or Table Add	Iress	El <sup>2</sup> OS
Chamie	No.	Register Name	Address	Lower	Upper	Bank	EI-03
INT0/INT1	#25 (19н)	ICR07	0000В7н	FFFF98⊦	FFFF99⊦	FFFF9A <sub>H</sub>	
INT2/INT3	#26 (1Ан)	ICKU/	0000В7н	FFFF94 <sub>H</sub>	FFFF95⊦	FFFF96⊦	^
INT4/INT5	#27 (1Вн)	ICR08	0000В8н	FFFF90⊦	FFFF91 <sub>H</sub>	FFFF92⊦	
INT6/INT7	#28 (1Сн)	- ICKU6	ООООВОН	FFFF8C <sub>H</sub>	FFFF8D <sub>H</sub>	FFFF8E <sub>H</sub>	


 $<sup>\</sup>triangle\:$  : Available when the interrupt shared with ICR07 or ICR08 is not used.

### (2) Structure of the DTP/external interrupt circuit

The DTP/external interrupt circuit consists of the following four blocks:

- DTP/interrupt detection circuit
- DTP/interrupt request register (EIRR)
- DTP/interrupt enable register (ENIR)
- Request level setting register (ELVR)

· Block diagram




### 8. Delayed Interrupt Generation Module

• The delayed interrupt generation module is used to generate the task switching interrupt. Generation of this hardware interrupt can be specified by software.

• Delayed interrupt generation module functions

	Function and Control
Interrupt trigger	<ul> <li>Writing "1" to bit R0 of the delayed interrupt request generation/clear register (DIRR: R0 = 1) generates an interrupt request.</li> <li>Writing "0" to bit R0 of the delayed interrupt request generation/clear register (DIRR: R0 = 1) clears the interrupt request.</li> </ul>
Interrupt control	No enable/disable register is provided for this interrupt.
Interrupt flag	Set in bit R0 of the delayed interrupt request generation/clear register (DIRR: R0).
El <sup>2</sup> OS support	Not supported by the extended intelligent I/O service (EI²OS) .

### • Block diagram



### 9. 8/10-Bit A/D Converter

- Overview of the 8/10-bit A/D converter
- The 8/10-bit A/D converter uses RC successive approximation to convert analog input voltages to an 8-bit or 10-bit digital value.
- The input signals can be selected from the eight analog input pin channels.

### • 8/10-bit A/D converter functions

A/D conversion time	The minimum conversion time is 6.13 $\mu s$ (for a 16 MHz machine clock, including sampling time) . The minimum sampling time is 2.0 $\mu s$ (for a 16 MHz machine clock)
Conversion method	RC successive approximation with sample & hold circuit
Resolution	8-bit or 10-bit, selectable
Analog input pins	Eight analog input pin channels are available. The input pin can be selected by the program.
Interrupts	An interrupt request can be generated and EI <sup>2</sup> OS invoked when A/D conversion completes. The conversion data protection function operates when A/D conversion is performed with the interrupt enabled.
A/D conversion start trigger	The conversion start trigger can be set from the following options: software, output of 16-bit reload timer 1 (rising edge), or zero detection edge from 16-bit freerun timer.
El <sup>2</sup> OS support	Supported by the extended intelligent I/O service (EI <sup>2</sup> OS) .

### • 8/10-bit A/D converter conversion modes

Conversion Mode	Single Conversion Mode Operation	Scan Conversion Mode Operation
Single-shot conversion mode 1 Single-shot conversion mode 2	Performs one conversion for the specified channel (1 channel) then halts.	Sequentially performs one conversion for multiple channels (up to 8 channels can be set), then halts.
Continuous conversion mode	Performs repeated conversions for the specified channel (1 channel).	Performs repeated conversions for the specified channels (up to 8 channels can be set) .
Incremental conversion mode	Performs one conversion for the specified channel (1 channel) then halts and waits for the next activation.	Sequentially performs one conversion for multiple channels (up to 8 channels can be set), then halts and waits for the next activation.

### • 8/10-bit A/D converter interrupts and El<sup>2</sup>OS

Interrupt No.	Interrupt Control Register		Vector Table Address			El <sup>2</sup> OS
interrupt No.	Register Name	Address	Lower	Upper	Bank	El-03
#11 (0B <sub>H</sub> )	ICR00	0000В0н	FFFFD0⊦	FFFFD1 <sub>H</sub>	FFFFD2⊦	0

○ : Available

#### • Block diagram ♦ Interrupt request signal #11 (0Вн) \* A/D control status register (ADCS0, ADCS1) INTE PAUS STS1 STS0 STRT Reserved BUSY INT MD1 MD0 ANS2 ANS1 ANS0 ANE2 ANE1 ANE0 6 /2 16-bit reload timer 1 output Decoder Clock selector 16-bit freerun timer zero-detect Internal data bus Comparator P57/AN7 -Sample & P56/AN6 hold circuit Control circuit P55/AN5 -Analog channel selector P54/AN4 -P53/AN3 P52/AN2 P51/AN1 AVR D/A converter P50/AN0 -**AVcc** 2 **AVss** A/D data register (ADCR0, ADCS1) S10 ST1 ST0 CT1 CT0 D9 D8 D7 D6 D5 D4 D3 D0 D2 D1 \*: Interrupt number


### 10. ROM Mirror Function Selection Module

• The ROM mirror function selection module enables ROM data in FF bank to be read by accessing 00 bank.


### • ROM mirror function selection module functions

	Function
Mirror setting address	Data in FFFFFFн to FF4000н in FF bank can be read from 00FFFFн to 004000н in 00 bank.
Interrupts	None
El <sup>2</sup> OS support	Not supported by the extended intelligent I/O service (EI²OS) .

• Relationship between addresses in the ROM mirror function



### • Block diagram



### 11. Low Power Consumption (Standby) Modes

• The power consumption of F<sup>2</sup>MC-16LX devices can be reduced by various settings that control the operating clock selection.

• Functions of each CPU operation mode

CPU Operation Clock	Operation Mode	Function
	Normal Run	The CPU and peripheral functions operate using the oscillation clock (HCLK) multiplied by the PLL circuit.
PLL clock	Sleep	The peripheral functions only operate using the oscillation clock (HCLK) multiplied by the PLL circuit.
	Pseudo-clock	The timebase timer only operates using the oscillation clock (HCLK) multiplied by the PLL circuit.
	Stop	The oscillation clock is stopped and the CPU and peripherals halt operation.
	Normal Run	The CPU and peripheral functions operate using the oscillation clock (HCLK) divided into 2.
Main clock Sleep	The peripheral functions only operate using the oscillation clock (HCLK) divided into 2.	
	Stop	The oscillation clock is stopped and the CPU and peripherals halt operation.
CPU intermittent operation	Normal Run	The oscillation clock (HCLK) divided into 2 operates intermittently for fixed time intervals.

### 12. 512 Kbit Flash Memory

- This section describes the flash memory on the MB90F562B and does not apply to evaluation and mask ROM versions.
- The flash memory is located in bank FF in the CPU memory map.

### • Flash memory functions

,	Function
Memory size	• 512 Kbit (64 KBytes)
Memory configuration	64 KWords × 8 bits or 32 KWords × 16 bits
Sector configuration	16 KBytes + 8 KBytes + 8 KBytes + 32 KBytes
Sector protect function	Selectable for each sector
Programming algorithm	<ul> <li>Automatic programming algorithm (Embedded Algorithm : Equivalent to MBM29F400TA)</li> </ul>
Operation commands	<ul> <li>Compatible with JEDEC standard commands</li> <li>Includes an erase pause and restart function</li> <li>Write/erase completion detection by data polling or toggle bit</li> <li>Erasing by sector available (sectors can be combined in any combination)</li> </ul>
No. of write/erase cycles	Min. 10,000 guaranteed
Memory write/erase method	<ul> <li>Can be written and erased using a parallel writer (Ando Denki AF9704, AF9705, AF9706, AF9708, and AF9709)</li> <li>Can be written and erased using a dedicated serial writer (Yokogawa Digital Computer Corporation AF200, AF210, AF120, and AF110)</li> <li>Can be written and erased by the program</li> </ul>
Interrupts	Write and erase completion interrupts
El <sup>2</sup> OS support	Not supported by the extended intelligent I/O service (EI²OS) .

### • Sector configuration of flash memory

Flash memory	CPU address	Writer address*
SA1 (32 Kbyte)	FF0000н	70000н
SAT (32 Kbyte)	FF7FFFH	77FFFн
CA2 (9 Kbyto)	FF8000H	78000н
SA2 (8 Kbyte)	FF9FFFH	79FFFн
CA2 (0 Khyta)	FFA000H	7А000н
SA3 (8 Kbyte)	FFBFFFH	7BFFFн
0.4.4.0.161	FFC000H	7С000н
SA4 (16 Kbyte)	FEFFFFH	7FFFFH

<sup>\*:</sup> The writer address is the address to be used instead of the CPU address when writing data from a parallel flash memory writer. Use the writer address when programming or erasing with a general-purpose parallel writer.

### 13. 1 Mbit Flash Memory

- This section describes the flash memory on the MB90F568 and does not apply to evaluation and mask ROM versions.
- The flash memory is located in banks FE to FF in the CPU memory map.

### Flash memory functions

Function								
	Function							
Memory size	• 1 Mbit (128 KBytes)							
Memory configuration	• 128 KWords × 8 bits or 64 KWords × 16 bits							
Sector configuration	16 KBytes + 8 KBytes + 8 KBytes + 32 KBytes + 64 KBytes							
Sector protect function	Selectable for each sector							
Programming algorithm	<ul> <li>Automatic programming algorithm (Embedded Algorithm : Equivalent to MBM29F400TA)</li> </ul>							
Operation commands	<ul> <li>Compatible with JEDEC standard commands</li> <li>Includes an erase pause and restart function</li> <li>Write/erase completion detection by data polling or toggle bit</li> <li>Erasing by sector available (sectors can be combined in any combination)</li> </ul>							
No. of write/erase cycles	Min. 10,000 guaranteed							
Memory write/erase method	<ul> <li>Can be written and erased using a parallel writer</li> <li>Can be written and erased using a dedicated serial writer</li> <li>Can be written and erased by the program</li> </ul>							
Interrupts	Write and erase completion interrupts							
El <sup>2</sup> OS support	Not supported by the extended intelligent I/O service (EI²OS) .							

### • Sector configuration of flash memory

Flash memory	CPU address	Writer address*
040 (041(h. 42)	FE0000н	60000н
SA0 (64 Kbyte)	FEFFFH	6FFFFн
SA1 (32 Kbyte)	FF0000H	70000н
SAT (32 Rbyte)	FF7FFFH	77FFFH
SA2 (8 Kbyte)	FF8000H	78000н
SAZ (6 Kbyte)	FF9FFFH	79FFFн
SA3 (8 Kbyte)	FFA000H	7А000н
SAS (6 Kbyte)	FFBFFFH	7BFFFн
CA 4 (4C I/h. +a)	FFC000H	7С000н
SA4 (16 Kbyte)	FEFFFFH	7FFFFH

<sup>\*:</sup> The writer address is the address to be used instead of the CPU address when writing data from a parallel flash memory writer. Use the writer address when programming or erasing with a general-purpose parallel writer.

### **■ ELECTRICAL CHARACTERISTICS (MB90560 SERIES)**

### 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Doromotor	Cumbal	Rat	ing	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR ≥ 0 V *1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
"L" level maximum output	lol1	_	15	mA	*3, *4
current	lol2	_	20	mA	*3, *5
"L" level average output	lolav1	_	4	mA	Average value (operating current × operating ratio) *4
current	lolav2	_	12	mA	Average value (operating current × operating ratio) *5
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙΟΙΑΥ	_	50	mA	Average value (operating current × operating ratio)
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average value (operating current × operating ratio)
Power consumption	Pd	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

<sup>\*1 :</sup> AVcc and AVR must not exceed Vcc. Also, AVR must not exceed AVcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

<sup>\*2 :</sup>  $V_1$  and  $V_2$  must not exceed  $V_{CC} + 0.3 V$ .

<sup>\*3 :</sup> The maximum output current is the peak value for a single pin.


<sup>\*4 :</sup> Pins other than P30/RTO0 to P35/RTO5

<sup>\*5 :</sup> P30/RTO0 to P35/RTO5 pins

### 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Syllibol	Min.	Max.	Offic	Remarks
	Vcc	3.0	5.5	V	Normal operation (MB90562A, MB90561A, and MB90V560)
Power supply voltage		4.5	5.5	V	Normal operation (MB90F562B)
	Vcc	3.0	5.5	V	Maintaining state in stop mode
	Vıн	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input "H" voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
	V <sub>IHM</sub>	Vcc - 0.3	Vcc + 0.3	V	MD input pin
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
	VILM	Vss - 0.3	Vss + 0.3	V	MD input pin
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor with equivalent frequency characteristics. The capacitance of the smoothing capacitor connected to the Vcc pin must be greater than Cs.
Operating temperature	Та	-40	+85	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

(Ta = -40 °C to +85 °C, Vcc = 5.0 V  $\pm 10\%$ , Vss = AVss = 0.0 V)

Dovernator	Sym-	Din Nama	Condition	,	Value		115:4	Damarka	
Parameter	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks	
Output "H" voltage	Vон	All output pins	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -2.0 \text{ mA}$	Vcc - 0.5	_	_	V		
Output "L" voltage	V <sub>OL1</sub>	Pins other than P30/ RTO0 to P35/RTO5	Vcc = 4.5 V I <sub>OL1</sub> = 2.0 mA	_	_	0.4	V		
voltage	V <sub>OL2</sub>	P30/RTO0 to P35/ RTO5	Vcc = 4.5 V IoL2 = 12.0 mA	_		0.8	V		
Input leak current	I⊫	All output pins	Vcc = 5.5 V $Vss < V_1 < Vcc$	-5	_	5	μА		
	Icc			For Vcc = 5 V, internal frequency = 16 MHz,	_	50	80	mA	MB90562A, MB90561A
		Vcc	normal operation	_	40	50	mA	MB90F562B	
			For Vcc = 5 V, internal frequency = 16 MHz, A/D operation in progress	_	55	85	mA	MB90562A, MB90561A	
Power supply current*				_	45	55	mA	MB90F562B	
			Flash write or erase		45	60	mA	MB90F562B	
	Iccs		For Vcc = 5 V, internal frequency = 16 MHz, sleep mode	_	15	20	mA	MB90562A, MB90561A, MB90F562B*	
	Іссн		Stop mode, TA = 25 °C		5	20	μΑ		
Input capacitance	Cin	Other than AVcc, AVss, C, Vcc, and Vss		_	10	80	pF		
Pull-up resistor	Rup	P00 to P07 P10 to P17 RST	_	15	30	100	kΩ		
Pull-down resistor	RDOWN	MD2	_	15	30	100	kΩ	Only for mask ROM products	

<sup>\*:</sup> Value when low power mode bits (LPM0, 1) is set to "01" with an internal operating frequency of 4 MHz.


Note: Current values are provisional and are subject to change without notice to allow for improvements to the characteristics. The power supply current is measured with an external clock.


### 4. AC Characteristics

### (1) Clock Timings


(T<sub>A</sub> = 
$$-40$$
 °C to  $+85$  °C, Vcc =  $5.0$  V  $\pm 10\%$ , Vss = AVss =  $0.0$  V)

Parameter	Sym	Pin Name	Condi-		Value		Unit	Remarks
Farameter	bol	riii Naiile	tion	Min.	Тур.	Max.	Oilit	Kemarks
Clock frequency	fc	X0, X1		3	_	16	MHz	With a PLL circuit
Clock frequency	IC	λυ, λι		1	_	16	1011 12	Without a PLL circuit
Clock cycle time	thcyl	X0, X1		62.5	_	333	ns	With a PLL circuit
Clock cycle time	HCYL	Λυ, Λι		62.5	_	1000	115	Without a PLL circuit
Input clock pulse width	Pwh PwL	X0	_	10		_	ns	Recommended duty ratio = 30% to 70%
Input clock rise/fall time	tcr tcf	X0				5	ns	When using an external clock
Internal operating clock frequency	fср	_	1.5			16	MHz	When using a main clock
Internal operating clock cycle time	<b>t</b> CP	_		62.5		333	ns	When using a main clock





The AC ratings are specified for the following measurement reference voltages.





### (2)Reset

(Ta = 
$$-40$$
 °C to  $+85$  °C, Vcc =  $5.0$  V  $\pm 10\%$ , Vss = AVss =  $0.0$  V)

Parameter	Symbol Bin Nam		mbol Pin Name Condition		Value		
Faranietei	Symbol	riii ivaiiie	Condition	Min.	Max.	Unit	Remarks
Decetion of the	trsтн	RST		16 tcp	_	ns	In normal operation
Reset input time	IKSIH	TH RSI	_	Oscillator oscillation time* + 16 tcp		ms	In stop mode

<sup>\*:</sup> Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.





### (3) Power-On Reset


$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin Name	Condi-	Value		Value		Value		Value		Value		Unit	Remarks
raiametei	Symbol	riii ivaiiie	tion	Min.	Max.	Offic	Kemarks								
Power supply rise time	<b>t</b> R	Vcc		0.05	30	ms									
Power supply cutoff time	toff	Vcc		4		ms	For repeated operation								

Note: Vcc must be less than 0.2 V before power-on.


Notes: • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.



Sudden changes in the power supply voltage may cause a power-on reset.

The recommended practice if you wish to change the power supply voltage while the device is operating is to raise the voltage smoothly as shown below. Also, changes to the supply voltage should be performed when the PLL clock is not in use. The PLL clock may be used, however, if the rate of voltage change is 1 V/s or less.




### (4) UART0, UART1, and I/O Expansion Serial Timings

 $(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$ 

Parameter	Symbol	Pin Name	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol	Fili Naille	Condition	Min.	Max.	Oilit	Remarks
Serial clock cycle time	<b>t</b> scyc	SCK0, SCK1		8 tcp	_	ns	
$\begin{array}{c} SCK \ \downarrow \to SOT \ delay \\ time \end{array}$	tslov	SCK0, SCK1 SOT0, SOT1	Internal shift clock	-80	80	ns	
Valid SIN → SCK $\uparrow$	<b>t</b> ıvsh	SCK0, SCK1 SIN0, SIN1	mode, output pin load is CL = 80 pF + 1 TTL	100	_	ns	
$\begin{array}{c} SCK \uparrow \to valid \\ SIN \; hold \; time \end{array}$	<b>t</b> sнıx	SCK0, SCK1 SIN0, SIN1		60	_	ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0, SCK1		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0, SCK1	E tours led Westerd	4 tcp	_	ns	
$\begin{array}{c} SCK \downarrow \to SOT \; delay \\ time \end{array}$	tslov	SCK0, SCK1 SOT0, SOT1	External shift clock mode, output pin load is CL = 80 pF + 1 TTL		150	ns	
Valid SIN → SCK $\uparrow$	<b>t</b> ıvsh	SCK0, SCK1 SIN0, SIN1	'	60		ns	
$\begin{array}{c} SCK \uparrow \to valid \\ SIN \; hold \; time \end{array}$	<b>t</b> sнıx	SCK0, SCK1 SIN0, SIN1		60		ns	

Notes: • These are the AC ratings for CLK synchronous mode.


- $\bullet$   $C_{\mathsf{L}}$  is the load capacitor connected to the pin for testing.
- tcp is the machine cycle period (unit = ns)



### (5) Timer Input Timings

(T<sub>A</sub> = -40 °C to +85 °C, Vcc = 5.0 V  $\pm 10\%$ , Vss = AVss = 0.0 V)


Parameter	Symbol	Pin Name	Condi-	Val	ue	Unit	Remarks
raiailletei	Зуппоот	r III Naille	tion	Min.	Max.	Offic	Remarks
Input pulse width	ttiwh, ttiwl	FRCK, IN0, IN1, TIN0, TIN1	_	4 tcp	_	ns	



### (6) Timer Output Timings

 $(T_A = -40 \, {}^{\circ}\text{C} \text{ to } +85 \, {}^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = \text{AV}_{SS} = 0.0 \, \text{V})$ 


Parameter	Symbol	Pin Name	Condi-	Va	lue	Unit	Remarks
i arameter	Symbol	i iii italiie	tion	Min.	Max.	Oiiit	Kemarks
CLK $\uparrow \rightarrow$ Tout change time	CLK ↑ → T <sub>OUT</sub> change time t <sub>TO</sub> RTO0 to RTO5, PPG0 to PPG5, TO0 to TO1		_	30		ns	



### (7) Trigger Input Timings

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$ 

Parameter	Parameter Symbol Pin Name		Condition	Val	lue	Unit	Remarks	
Farameter	Syllibol	Fili Naille	Condition	Min.	Max.	Oilit	Remarks	
Input pulse width ttrgL INT0 to INT7,	INT0 to INT7, IN0 to IN3	_	<b>5 t</b> cp	_	ns	In normal operation		
				1	_	μs	In stop mode	



### 5. Electrical Characteristics for the A/D Converter


 $(T_A = -40 \, ^{\circ}\text{C to} +85 \, ^{\circ}\text{C}, \, 3.0 \, \text{V} \le \text{AVR}, \, \text{Vcc} = \text{AVcc} = 5.0 \, \text{V} \pm 10\%, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$ 

Donomotor	Cumbal	Din Nama		Value		l lm!4	Domonico
Parameter	Symbol	Pin Name	Min. Typ.		Max.	Unit	Remarks
Resolution	_	_	_	10	_	bit	
Total error	_	_	_	_	±5.0	LSB	
Non-linearity error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss -3.5 LSB	AVss +0.5 LSB	AVss +4.5 LSB	V	1 LSB = (AVR-AVss)/
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVR -6.5 LSB	AVR -1.5 LSB	AVR +1.5 LSB	V	1024
Conversion time	_	_	_	176 tcp	_	ns	
Sampling time	_	_	_	64 tcp	_	ns	
Analog port input current	lain	AN0 to AN7			10	μА	
Analog input voltage	Vain	AN0 to AN7	0		AVR	V	
Reference voltage	_	AVR	2.7	_	AVcc	V	
Power supply current	lΑ	AVcc	_	5	_	mA	
Fower supply current	Іан	AVcc	_	_	5	μΑ	*
Reference voltage	IR	AVR	_	400	_	μΑ	
supply current	lпн	AVR			5	μΑ	*
Variation between channels	_	AN0 to AN7	_	_	4	LSB	

<sup>\*:</sup> Current when A/D converter is not used and CPU is in stop mode (Vcc = AVcc = AVR = 5.0 V)

Notes: • The L reference voltage is fixed to AVss. The relative error increases as AVR becomes smaller.

- Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :
  - Output impedance of external circuit  $\leq$  10 k $\Omega$  (Sampling Time = 4.0  $\mu$ s)
- If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.



### 6. Flash Memory Erase and Programming Performance

Parameter	Condition		Value		Units	Remarks
Faranietei	Condition	Min	Тур	Max	Ullits	Kemarks
Sector erase time		_	1	15	s	Excludes 00H programming prior erasure
Chip erase time	T <sub>A</sub> = + 25 °C Vcc = 5.0 V		5	_	s	Excludes 00H programming prior erasure
Word (16 bit width) programming time			16	3,600	μs	Excludes system-level overhead
Erase/Program cycle		10,000		_	cycle	
Data holding time	_	100,000	_	_	h	

### **■ ELECTRICAL CHARACTERISTICS (MB90565 SERIES)**

### 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Rat	ting	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*1
	AVR	Vss - 0.3	Vss + 4.0	V	AVcc ≥ AVR ≥ 0 V *1
Input voltage	Vı	Vss - 0.3	Vss + 4.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 4.0	V	*2
"L" level maximum output current	loL	_	15	mA	*3
"L" level average output current	lolav	_	4	mA	Average value (operating current × operating ratio)
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Average value (operating current × operating ratio)
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating ratio)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average value (operating current × operating ratio)
Power consumption	Pd	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	<b>-55</b>	+150	°C	

<sup>\*1 :</sup> AVcc and AVR must not exceed Vcc. Also, AVR must not exceed AVcc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

<sup>\*2 :</sup>  $V_1$  and  $V_2$  must not exceed  $V_{CC} + 0.3 V$ .

<sup>\*3 :</sup> The maximum output current is the peak value for a single pin.

### 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Syllibol	Min.	Max.	Oilit	Remarks
		3.0	3.6	V	Normal operation (MB90V560)
Power supply voltage	Vcc	2.7	3.6	V	Normal operation (MB90F568, MB90567 and MB90568)
		2.5	3.6	V	Maintaining state in stop mode
	ViH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input "H" voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD input pin
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
	VILM	Vss - 0.3	Vss + 0.3	V	MD input pin
Operating temperature	TA	-40	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$ 

Doromotor	Sym	Din Nama	Condition		Value		Unit	Remarks	
Parameter	bol		Condition	Min.	Тур.	Max.	Unit		
Output "H" voltage	Vон	All output pins	Vcc = 3.0 V Іон = -2.0 mA	Vcc - 0.5	Vcc - 0.3	_	V		
Output "L" voltage	Vol	All output pins	Vcc = 3.0  V IoL = 2.0  mA	_	0.2	0.4	V		
Input leak current	lı∟	All output pins	Vcc = 3.0 V Vss < Vı < Vcc	-5	-1	5	μΑ		
			For Vcc = 3.3 V, internal frequency = 8 MHz, normal operation	_	14	22	mA	MB90567/568	
			For Vcc = 3.3 V, internal frequency = 16 MHz, normal operation	_	27	40	mA	MB90567/568	
			For Vcc = 3.3 V, internal frequency = 8 MHz, A/D operation in progress	_	18	27	mA	MB90567/568	
			For Vcc = 3.3 V, internal frequency = 16 MHz, A/D operation in progress	_	32	45	mA	MB90567/568	
	Icc		For Vcc = 3.3 V, internal frequency = 8 MHz, normal operation	_	18	28	mA	MB90F568	
Power supply current*		Vcc	For Vcc = 3.3 V, internal frequency = 16 MHz, normal operation	_	36	45	mA	MB90F568	
			For Vcc = 3.3 V, internal frequency = 8 MHz, A/D operation in progress	_	23	33	mA	MB90F568	
			For Vcc = 3.3 V, internal frequency = 16 MHz, A/D operation in progress	_	41	50	mA	MB90F568	
			Flash write or erase	_	40	50	mA	MB90F568	
	lass		For Vcc = 3.3 V, internal frequency = 8 MHz, sleep mode		6	10	mA	MB90567/568 MB90F568*	
	Iccs		For Vcc = 3.3 V, internal frequency = 16 MHz, sleep mode	_	14	20	mA	MB90567/568 MB90F568*	
	Іссн		Stop mode, T <sub>A</sub> = 25 °C	_	5	20	μΑ		

<sup>\*:</sup> Value when low power mode bits (LPM0, 1) are set to "01" with an internal operating frequency of 8 MHz. (Continued)

### (Continued)

Doromotor	Sym-	Din Nama	Condition		Value	Unit	Remarks	
Parameter	bol	Pin Name	Condition	Min.	Тур.	Max.	Unit	Remarks
Pull-up resistor	Rup	P00 to P07 P10 to P17 RST	_	20	65	200	kΩ	
Pull-down resistor	Roown	MD2	_	20	65	200	kΩ	Only for mask ROM products


Note: Current values are provisional and are subject to change without notice to allow for improvements to the characteristics. The power supply current is measured with an external clock.


### 4. AC Characteristics

### (1) Clock Timings


(MB90567/568/F568 :  $T_A = -40$  °C to +85 °C,  $V_{CC} = 2.7$  V to 3.6 V,  $V_{SS} = AV_{SS} = 0.0$  V) (MB90V560 :  $T_A = +25$  °C,  $V_{CC} = 2.7$  V to 3.6 V,  $V_{SS} = AV_{SS} = 0.0$  V)

	Value							
Parameter	Sym	Pin Name	Condi-		Value		Unit	Remarks
i didilictoi	bol	- III Italiic	tion	Min.	Тур.	Max.		Nomai No
				3	_	12	MHz	MB90V560
Clock frequency	fc	X0, X1		3		16	MHz	MB90567/568 MB90F568
				83.3	_	333	ns	MB90V560
Clock cycle time	thcyl	X0, X1		62.5		333	ns	MB90567/568 MB90F568
Input clock pulse width	Pwh PwL	X0		10		_	ns	Recommended duty ratio = 30% to 70%
Input clock rise/fall time	tcr tcf	X0	_			5	ns	When using an external clock
Internal operating clock				1.5	_	12	MHz	MB90V560
Internal operating clock frequency	<b>f</b> CP	_		1.5	_	16	MHz	MB90567/568 MB90F568
Internal operating class				83.3	_	666	ns	MB90V560
Internal operating clock cycle time	tcp	_		62.5	_	666	ns	MB90567/568 MB90F568





The AC ratings are specified for the following measurement reference voltages.





### (2) Reset

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin Name	Condition	Value	Value		Remarks
Farameter	Syllibol	riii Naiile	Condition	Min.	Max.	Unit	Nemarks
Reset input time	<b>t</b> rstl	RST		16 tcp		ns	In normal operation
Neset input time	<b>t</b> RSTL	KOT		Oscillator oscillation time* + 16 tcp		ms	In stop mode

<sup>\*:</sup> Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.





#### (3) Power-On Reset


$$(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin Name	Condi-	Value		Value		Value		Value		Value		Value		Unit	Remarks
raiametei	Syllibol	riii Naiile	tion	Min.	Max.	Oilit	Kemarks										
Power supply rise time	<b>t</b> R	Vcc*		0.05	30	ms											
Power supply cutoff time	<b>t</b> off	Vcc		4		ms	For repeated operation										

<sup>\*:</sup> Vcc must be less than 0.2 V before power-on.


Notes: • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.



Sudden changes in the power supply voltage may cause a power-on reset.

The recommended practice if you wish to change the power supply voltage while the device is operating is to raise the voltage smoothly as shown below. Also, changes to the supply voltage should be performed when the PLL clock is not in use. The PLL clock may be used, however, if the rate of voltage change is 1 V/s or less.




### (4) UART0 and UART1

(T<sub>A</sub> = -40 °C to +85 °C, Vcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V)

Parameter	Symbol	Pin Name	Condition	Va	lue	Unit	Remarks
Faranietei	Syllibol	Pili Naille	Condition	Min.	Max.	Onit	Remarks
Serial clock cycle time	<b>t</b> scyc	SCK0, SCK1		8 tcp		ns	
$SCK \downarrow \to SOT$ delay time	tslov	SCK0, SCK1 SOT0, SOT1	Internal shift clock mode, output pin	-80	80	ns	
Valid SIN → SCK $\uparrow$	<b>t</b> ıvsh	SCK0, SCK1 SIN0, SIN1	load is  CL = 80 pF + 1 TTL	100	_	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> sнıx	SCK0, SCK1 SIN0, SIN1		60		ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0, SCK1		4 tcp		ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0, SCK1		4 tcp		ns	
$SCK \downarrow \to SOT$ delay time	tslov	SCK0, SCK1 SOT0, SOT1	mode, output pin		150	ns	
Valid SIN → SCK $\uparrow$	<b>t</b> ıvsh	SCK0, SCK1 SIN0, SIN1	load is C <sub>L</sub> = 80 pF + 1 TTL	60		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> sнıx	SCK0, SCK1 SIN0, SIN1		60		ns	

Notes: • These are the AC ratings for CLK synchronous mode.


- CV is the load capacitor connected to the pin for testing.
- tcp is the machine cycle period (unit = ns)



### (5) Timer Input Timings

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$ 


Parameter	Symbol	Pin Name	Condi-	Value		Unit	Remarks
Farameter	Symbol	riii Naiile	tion	Min.	Max.	Oilit	Remarks
Input pulse width	tтıwн, tтıwl	FRCK, TIN0, TIN1	_	4 tcp	_	ns	



### (6) Timer Output Timings

 $(T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, V_{CC} = 2.7 \, \text{V} \, \text{to } 3.6 \, \text{V}, \, V_{SS} = \text{AV}_{SS} = 0.0 \, \text{V})$ 


Parameter	Symbol	Pin Name	Condition	Va	lue	Unit	Remarks
i arameter	Syllibol	i iii iidiiic	Condition	Min.	Max.	5111	iveillai ks
CLK $\uparrow \rightarrow T_{\text{OUT}}$ change time	<b>t</b> TO	RTO0 to RTO5, PPG0 to PPG5 TO0, TO1	_	30		ns	



### (7) Trigger Input Timings

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 2.7 \, \text{V} \, \text{ to } 3.6 \, \text{V}, \, \text{Vss} = \text{AVss} = 0.0 \, \text{V})$ 

Parameter	Symbol	Pin Name	Condition	ndition Value		Unit	Remarks	
Farameter	Syllibol	Fili Naille	Condition	Min.	Max.	Onne	iveillai ks	
Input pulse width	trrgl INT0 to INT7, IN0 to IN3 —		5 tcp	_	ns	In normal operation		
				1	_	μs	In stop mode	



#### 5. Electrical Characteristics for the A/D Converter

 $\begin{array}{l} (MB90567/568/F568: T_{A} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C, \ 2.7 \ V \leq AVR, \ Vcc = AVcc = 2.7 \ V \ \ to \ 3.6 \ V, \ Vss = AVss = 0.0 \ V) \\ (MB90V560: T_{A} = +25 \ ^{\circ}C, \ 3.0 \ V \leq AVR, \ Vcc = AVcc = 3.0 \ V \ \ to \ 3.6 \ V, \ Vss = AVss = 0.0 \ V) \\ \end{array}$ 

Parameter	Symbol	Pin Name		Value		Unit	Remarks	
rarameter	Syllibol	riii Naiile	Min.	n. Typ. Max.		Ollit	itema ko	
Resolution	_	_	_	_	10	bit		
Total error	_		_	_	±3.0	LSB		
Non-linearity error	_		_	_	±2.5	LSB		
Differential linearity error	_	_	_	_	±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVss -1.5 LSB	AVss +0.5 LSB	AVss +2.5 LSB	V	1 LSB = (AVR-AVss/	
Full-scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVR -3.5 LSB	AVR -1.5 LSB	AVR +0.5 LSB	V	1024	
Conversion time	_	_	_	66 tcp	_	ns		
Sampling time	_	_	_	32 tcp	_	ns		
Analog port input current	lain	AN0 to AN7	_	_	10	μΑ		
Analog input voltage	Vain	AN0 to AN7	0	_	AVR	V		
Reference voltage	_	AVR	2.7	_	AVcc	V		
Power supply current	lΑ	AVcc	_	1	5	mA		
Power supply current	Іан	AVcc	_		5	μΑ	*	
Reference voltage	IR	AVR	_	100	200	μΑ		
supply current IRH		AVR	_	_	5	μΑ	*	
Variation between channels	_	AN0 to AN7	_	_	4	LSB		

<sup>\*:</sup> Current when A/D converter is not used and CPU is in stop mode (Vcc = AVcc = AVR = 3.3 V)


Notes: • The L reference voltage is fixed to AVss. The relative error increases as AVR becomes smaller.

• Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :

Output impedance of MB90F568 external circuit  $\leq$  14 k $\Omega$  (Sampling Time = 4  $\mu$ s)

Output impedance of MB90567/568 external circuit  $\leq$  7 k $\Omega$  (Sampling Time = 4  $\mu$ s)

• If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.



### 6. Flash Memory Erase and Programming Performance

Parameter	Condition		Value		Units	Remarks
Farameter	Condition	Min	Тур	Max	Units	Kemarks
Sector erase time		_	1	15	s	Excludes 00H programming prior erasure
Chip erase time	T <sub>A</sub> = + 25 °C Vcc = 3.3 V	_	5	_	s	Excludes 00H programming prior erasure
Word (16 bit width) programming time		_	16	3,600	μs	Excludes system-level overhead
Erase/Program cycle		10,000		_	cycle	
Data holding time	_	100,000	_	_	h	

#### • Points to note regarding the MB90F568, 567, and 568 specifications

This section describes the specification differences between the MB90F568/567/568 and the MB90F562B/562A/561A.

### (1) Functional differences

- 1) The 5 V to 3 V regulator has been removed in the MB96565 series. The C pin has been changed to an N.C. pin.
- 2) The A/D converter unit in the MB96565 series has changed from a 5 V version to a 3 V version. However, the conversion time and sampling time remain the same.
- 3) The maximum voltage that can be applied to I/O pins has changed from 5 V to 3 V in the MB96565 series.
- 4) Added transfer counter clear function to UART in the MB96565 series.

  This function restores the UART to its initial state when "0" is written to the UART reset bit.

#### (2) Points to note when using the devices


The MB90F562B, and F568 use P60 (14) as SIN1, P61 (15) as SOT1, and P40 (60) as SCK0 when performing on-board programming.

Use the following pin settings when performing on-board programming.


Pin Name	Pin I/O Level*	Remarks
MD2	"H" level	
MD1	"H" level	Serial write mode settings
MD0	"L" level	
SIN1	Serial data input	Normally shared with P60
SOT1	Serial data output	Normally shared with P61
SCK0	Serial clock	Normally shared with P40
P00	"L" level	
P01	"H" level	Input "L" level for PC writing


<sup>\*:</sup> These settings are for using a Yokogawa Digital Computer Corporation writer for on-board programming. Alternatively, writing can be performed from a PC, but a special write program is required.

### **■ EXAMPLE CHARACTERISTICS**



(Continued)





### **■** ORDERING INFORMATION


### • MB90560 series


Part No.	Package	Remarks
MB90561AP MB90562AP MB90F562BP	64-pin plastic SH-DIP (DIP-64P-M01)	
MB90561APF MB90562APF MB90F562BPF	64-pin plastic QFP (FPT-64P-M06)	
MB90561APMC MB90562APMC MB90F562BPMC	64-pin plastic LQFP (FPT-64P-M23)	

### • MB90565 series

Part No.	Package	Remarks
MB90567PF MB90568PF MB90F568PF	64-pin plastic QFP (FPT-64P-M06)	
MB90567PMC MB90568PMC MB90F568PMC	64-pin plastic LQFP (FPT-64P-M23)	

### **■ PACKAGE DIMENSIONS**







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

#### (Continued)







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


### **■ MAIN CHANGES IN THIS EDITION**

Page	Section	Change Results
_	_	Deleted the description of old products MB90561, MB90562, and MB90F562.
_	_	The package code is changed. (FPT-64P-M09 → FPT-64P-M23)
34	■ PERIPHERAL FUNCTIONS 3. Watchdog Timer	The resource name of watch timer is collected. (clock timer $\rightarrow$ watch timer)
55	■ PERIPHERAL FUNCTIONS  13. 1 Mbit Flash Memory	Deleted "- Standard configuration for Fujitsu Microelectronics standard serial on-board programming".
66	■ ELECTRICAL CHARACTERISTICS (MB90560 SERIES) 5. Electrical Characteristics for the A/D Converter	Changed the items of "Zero transition voltage" and "Full-scale transition voltage".
79	■ ELECTRICAL CHARACTERISTICS (MB90565 SERIES) 5. Electrical Characteristics for the A/D Converter	Changed the items of "Zero transition voltage" and "Full-scale transition voltage".
85	■ ORDERING INFORMATION	Order informations are changed.  (MB90561APFM → MB90561APMC  MB90562APFM → MB90562APMC  MB90F562BPFM → MB90F562BPMC  MB90567PFM → MB90567PMC  MB90568PFM → MB90568PMC  MB90F568PFM → MB90F568PMC)
87	■ PACKAGE DIMENSIONS	The package figure is changed. (FPT-64P-M09 → FPT-64P-M23)

The vertical lines marked in the left side of the page show the changes.







### **FUJITSU MICROELECTRONICS LIMITED**

7-1, Nishishinjuku 2-chome, Shinjuku Dai-Ichi Seimei Bldg., Shinjuku-ku, Tokyo 163-0722, JAPAN

Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, F. R. GERMANY Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1002 Daechi-Dong, 206 KOSMO TOWER, Kangnam-Gu, Seoul 135-280, KOREA Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741, SINGAPORE

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. No.222 Yan An Road(E), Rm.3102, Bund Center, Shanghai 200002, P. R. CHINA Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 11 Canton Road, 10/F., World Commerce Centre, Tsimshatsui, Kowloon, HONG KONG Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.