
INTEGRATED CIRCUITS



Product specification

2002 May 16



HILIP

## **UBA2014**

#### FEATURES

- Adjustable preheat time
- Adjustable preheat current
- Current controlled operating
- Single ignition attempt
- Adaptive non-overlap time control
- Integrated high-voltage level-shift function
- Power-down function
- Protection against lamp failures or lamp removal
- Capacitive mode protection.

#### APPLICATIONS

The circuit topology enables a broad range of ballast applications at different mains voltages for driving lamp types from e.g. T8, T5, PLC, T10, T12, PLL and PLT.

#### **GENERAL DESCRIPTION**

The IC is a monolithic integrated circuit for driving electronically ballasted fluorescent lamps, with mains voltages up to 277 V (RMS) (nominal value).

The circuit is made in a 650 V BCD power-logic process. It provides the drive function for the 2 discrete power MOSFETs.

Beside the drive function the IC also includes the level-shift circuit, the oscillator function, a lamp voltage monitor, a current control function, a timer function and protections.

TYPE	PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION	
UBA2014T	SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT		SOT109-1	
UBA2014P	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1	

# UBA2014

#### QUICK REFERENCE DATA

All voltages are referenced to GND;  $V_{DD} = 13 \text{ V}$ ;  $V_{FVDD} - V_{SH} = 13 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified; see Chapter "Application information".


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
High-voltage s	supply		1	-	-	1
V <sub>HS</sub>	high side supply voltage	I <sub>HS</sub> < 30 μA; t < 1 s	_	_	600	V
Start-up state			<b>I</b>		-	_
V <sub>DD(start)</sub>	oscillator start voltage		12.4	13.0	13.6	V
V <sub>DD(stop)</sub>	oscillator stop voltage		_	9.1	-	V
I <sub>DD(start)</sub>	start-up current	V <sub>DD</sub> < V <sub>DD(start)</sub>	_	170	200	μA
Reference volt	age					
V <sub>Vref</sub>	reference voltage	I <sub>L</sub> = 10 μA	-	2.95	-	V
Voltage contro	olled oscillator				•	ł
f <sub>max</sub>	maximum bridge frequency		-	100	-	kHz
f <sub>min</sub>	minimum bridge frequency		38.9	40.5	42.1	kHz
Output drivers	5				•	
I <sub>source(GH)</sub>	output driver source current	$V_{GH} - V_{SH} = 0; V_{GL} = 0$	-	180	-	mA
I <sub>sink(GH)</sub>	output driver sink current	V <sub>GH</sub> – V <sub>SH</sub> = 13 V	-	300	-	mA
Preheat currer	nt sensor					
V <sub>ph</sub>	preheat voltage level		-	0.60	-	V
Lamp voltage	sensor		ł		•	ŀ
V <sub>lamp(fail)</sub>	lamp fail voltage level at pin LVS		0.77	0.81	0.85	V
V <sub>lamp(max)</sub>	maximum lamp voltage level at pin LVS		1.44	1.49	1.54	V
Average curre	nt sensor		·		·	•
V <sub>offset</sub>	offset voltage	$V_{CS} = 0$ to 2.5 V	-2	0	+2	mV
9 <sub>m</sub>	transconductance	f = 1 kHz	-	3800	-	μA/mV
Timer					•	
t <sub>ph</sub>	preheat time	$C_{CT} = 330 \text{ nF};$ $R_{IREF} = 33 \text{ k}\Omega$	1.6	1.8	2.0	s
V <sub>OL(CT)</sub>	LOW-level output voltage at pin CT		_	1.4	-	V
V <sub>OH(CT)</sub>	HIGH-level output voltage at pin CT		-	3.6	-	V



# Product specification

# 600 V driver IC for HF fluorescent lamps

# UBA2014



2002 May 16


\_


4

# UBA2014

#### PINNING

SYMBOL	PIN	DESCRIPTION
СТ	1	preheat timer output
CSW	2	voltage controlled oscillator input
CF	3	oscillator output
IREF	4	internal reference current input
GND	5	ground
GL	6	gate output for the low-side switch
V <sub>DD</sub>	7	low-voltage supply
PCS	8	preheat current sensor input
F <sub>VDD</sub>	9	floating supply, supply for the high-side switch
GH	10	gate output for the high-side switch
SH	11	source of the high-side switch
ACM	12	capacitive mode input
LVS	13	lamp voltage sensor input
V <sub>ref</sub>	14	reference voltage output
CS+	15	positive input for the average current sensor
CS-	16	negative input for the average current sensor





### UBA2014

#### FUNCTIONAL DESCRIPTION

#### Start-up state

Initial start-up can be achieved by charging the low voltage supply capacitor C7 (see Fig.8) via an external start-up resistor. Start-up of the circuit is achieved under the condition that both half-bridge transistors TR1 and TR2 are non-conductive. The circuit will be reset in the start-up state. If the low voltage supply (V<sub>DD</sub>) reaches the value of V<sub>DD(H)</sub> the circuit will start oscillating. A DC reset circuit is incorporated in the High-Side (HS) driver. Below the lock-out voltage at the F<sub>VDD</sub> pin the output voltage (V<sub>GH</sub> – V<sub>SH</sub>) is zero. The voltages at pins CF and CT are zero during the start-up state.

#### Oscillation

The internal oscillator is a Voltage-Controlled Oscillator circuit (VCO) which generates a sawtooth waveform between the CF<sub>high</sub> level and 0 V. The frequency of the sawtooth is determined by capacitor C<sub>CF</sub>, resistor R<sub>IREF</sub>, and the voltage at pin CSW. The minimum and maximum switching frequencies are determined by R<sub>IREF</sub> and C<sub>CF</sub>; their ratio is internally fixed. The sawtooth frequency is twice the half-bridge frequency. The UBA2014 brings the transistors TR1 and TR2 into conduction alternately with a duty cycle of approximately 50%. An overview of the oscillator signal and driver signals is illustrated in Fig.4. The oscillator starts oscillating at f<sub>max</sub>. During the first switching cycle the Low-Side (LS) transistor is switched on. The first conducting time is made extra long to enable the bootstrap capacitor to charge.

#### Adaptive non-overlap

The non-overlap time is realized with an adaptive non-overlap circuit (ANT). By using an adaptive non-overlap circuit, the application can determine the duration of the non-overlap time and make it optimum for each frequency (see Fig.4). The non-overlap time is determined by the slope of the half-bridge voltage, and is detected by the signal across resistor R16 which is connected directly to pin ACM. The minimum non-overlap time is internally fixed. The maximum non-overlap time is internally fixed at approximately 25% of the bridge period time. An internal filter of 30 ns is included at the ACM pin to increase the noise immunity.

#### **Timing circuit**

A timing circuit is included to determine the preheat time and the ignition time. The circuit consists of a clock generator and a counter. The preheat time is defined by  $C_{CT}$  and  $R_{IREF}$  and consists of 7 pulses at  $C_{CT}$ ; the maximum ignition time is 1 pulse at  $C_{CT}$ . The timing circuit starts operating after the start-up state, as soon as the low supply voltage ( $V_{DD}$ ) has reached  $V_{DD(H)}$  or when a critical value of the lamp voltage ( $V_{lamp(fail)}$ ) is exceeded. When the timer is not operating  $C_{CT}$  is discharged to 0 V at 1 mA.

#### Preheat state

After starting at  $f_{max}$ , the frequency decreases until the momentary value of the voltage across sense resistor R14 reaches the internally fixed preheat voltage level (pin PCS). At crossing the preheat voltage level, the output current of the Preheat Current Sensor circuit (PCS) discharges the capacitor C<sub>CSW</sub>, thus raising the frequency. The preheat time begins at the moment that the circuit starts oscillating. During the preheat time the Average Current Sensor circuit (ACS) is disabled. An internal filter of 30 ns is included at pin PCS to increase the noise immunity.

#### Ignition state

After the preheat time the ignition state is entered and the frequency will sweep down due to charging of the capacitor at pin CSW with an internally fixed current; see Fig.5. During this continuous decrease in frequency, the circuit approaches the resonant frequency of the load. This will cause a high voltage across the load, which normally ignites the lamp. The ignition voltage of a lamp is designed above the  $V_{lamp(fail)}$  level. If the lamp voltage exceeds the  $V_{lamp(fail)}$  level the ignition timer is started.

#### Burn state

If the lamp voltage does not exceed the  $V_{lamp(max)}$  level the voltage at pin CSW will continue to increase until the clamp level at pin CSW is reached; see Fig.5. As a consequence the frequency will decrease until the minimum frequency is reached.

When the frequency reaches its minimum level it is assumed that the lamp has ignited and the circuit enters the burn state. The Average Current Sensor circuit (ACS) will be enabled. As soon as the averaged voltage across sense resistor R14, measured at pin CS–, reaches the reference level at pin CS+, the average current sensor circuit will take over the control of the lamp current. The average current through R14 is transferred to a voltage at the voltage controlled oscillator and regulates the frequency and, as a result, the lamp current.

#### Lamp failure mode

#### DURING IGNITION STATE

If the lamp does not ignite, the voltage level increases. When the lamp voltage exceeds the V<sub>lamp(max)</sub> level, the voltage will be regulated at the V<sub>lamp(max)</sub> level; see Fig.6. At crossing the V<sub>lamp(fail)</sub> level the ignition timer was already started. If the voltage at pin LVS is above the V<sub>lamp(fail)</sub> level at the end of the ignition time the circuit stops oscillating and is forced in a Power-down mode. The circuit will be reset only when the supply voltage is powered-down.

#### DURING BURN STATE

If the lamp fails during normal operation, the voltage across the lamp will increase and the lamp voltage will exceed the  $V_{lamp(fail)}$  level; see Fig.7. At that moment the ignition timer is started. If the lamp voltage increases further it will reach the  $V_{lamp(max)}$  level. This forces the circuit to re-enter the ignition state and results in an attempt to re-ignite the lamp. If during restart the lamp still fails, the voltage remains high until the end of the ignition time. At the end of the ignition time the circuit stops oscillating and the circuit will enter in the Power-down mode.

#### Power-down state

The Power-down state will be entered if, at the end of the ignition time, the voltage at pin LVS is above  $V_{lamp(fail)}$ . In the Power-down mode the oscillator will be stopped and both TR1 and TR2 will be non-conductive. The  $V_{DD}$  supply is internally clamped. The circuit is released from the Power-down state by lowering the low voltage supply below  $V_{DD(reset)}$ .

#### Capacitive mode protection

The signal across R16 also gives information about the switching behaviour of the half bridge.

If, after the preheat state, the voltage across the ACM resistor (R16) does not exceed the V<sub>CMD</sub> level during the non-overlap time, the Capacitive Mode Detection circuit (CMD) assumes that the circuit is in the capacitive mode of operation. As a consequence the frequency will directly be increased to  $f_{max}$ . The frequency behaviour is decoupled from the voltage at pin CSW until C<sub>CSW</sub> has been discharged to zero.

#### Charge coupling

Due to parasitic capacitive coupling to the high voltage circuitry all pins are burdened with a repetitive charge injection. Given the typical application the pins IREF and CF are sensitive to this charge injection. For charge coupling of  $\pm 8$  pC, a safe functional operation of the IC is guaranteed, independent of the current level.

Charge coupling at current levels below 50  $\mu A$  will not interfere with the accuracy of the V\_{CS}, V\_{PCS} and V\_{ACM} levels.

Charge coupling at current levels below 20  $\mu A$  will not interfere with the accuracy of any parameter.

#### **Design equations**

The following design equations are used to calculate the desired preheat time, the maximum ignition time, and the minimum and the maximum switching frequency.


$$t_{ph} = 1.7 \times 10^{-4} \times C_{CT} \times R_{IREF} (s)$$
$$t_{ign} = 3.1 \times 10^{-5} \times C_{CT} \times R_{IREF} (s)$$
$$t_{125} \times 10^{3} \qquad 125 \times 10^{3} \qquad 125 \times 10^{3}$$


 $f_{min} = \frac{123 \times 10}{(C_{CF} \times R_{IREF})}$  in kHz

 $f_{max} = 2.5 \times f_{min} \; (kHz)$ 

with  $C_{CT}$  in nF,  $R_{IREF}$  in  $k\Omega$ , and  $C_{CF}$  in pF. Start of ignition is defined as the moment at which the measured lamp voltage crosses the  $V_{lamp(fail)}$  level; see Section "Lamp failure mode".


UBA2014






UBA2014

# 600 V driver IC for HF fluorescent lamps





# UBA2014

#### LIMITING VALUES

In according with the Absolute Maximum Rating System (IEC 60134); voltages with respect to pin GND.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>HS</sub>	high side supply voltage	I <sub>HS</sub> < 30 μA; t < 1 s	600	_	V
		I <sub>HS</sub> < 30 μA	510	-	V
V <sub>DD(max)</sub>	maximum voltage at pin V <sub>DD</sub>		-	14	V
V <sub>ACM(max)</sub>	maximum voltage at pin ACM		-5	+5	V
V <sub>PCS(max)</sub>	maximum voltage at pin PCS		-5	+5	V
V <sub>LVS(max)</sub>	maximum voltage at pin LVS		0	5	V
V <sub>CS+(max)</sub>	maximum voltage at pin CS+		0	5	V
V <sub>CS-(max)</sub>	maximum voltage at pin CS-		-0.3	+5	V
V <sub>CSW(max)</sub>	maximum voltage at pin CSW		0	5	V
T <sub>amb</sub>	ambient temperature		-25	+80	°C
Tj	junction temperature		-25	+150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
V <sub>esd</sub>	electrostatic handling voltage	note 1			
	pins F <sub>VDD</sub> , GH, and SH		-	±1000	V
	pins CT, CSW, CF, IREF, GL, V <sub>DD</sub> , PCS, CS–, CS+, V <sub>ref</sub> , LVS, and ACM		-	±2500	V

#### Note

1. In accordance with the human body model, i.e. equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air		
	SO16		100	K/W
	DIP16		60	K/W
R <sub>th(j-pin)</sub>	thermal resistance from junction to PCB	in free air		
	SO16		50	K/W
	DIP16		30	K/W

#### **QUALITY SPECIFICATION**

In accordance with 'SNW-FQ-611-E'.

# UBA2014

#### CHARACTERISTICS

All voltages referenced to GND;  $V_{DD} = 13 \text{ V}$ ;  $V_{FVDD} - V_{SH} = 13 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified; see Chapter "Application information".

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
High-voltage	supply		-		-	-
l <sub>leak</sub>	leakage current on high-voltage pins	voltage at pins $F_{VDD}$ , GH and SH = 600 V	-	-	30	μA
Start-up stat	e					
V <sub>DD</sub>	supply voltage for defined driver output	TR1 = off; TR2 = off	-	-	6	V
V <sub>DD(start)</sub>	oscillator start voltage		12.4	13.0	13.6	V
V <sub>DD(low)</sub>	oscillator stop voltage		8.6	9.1	9.6	V
V <sub>DD(hys)</sub>	start-stop hysteresis		3.5	3.9	4.4	V
I <sub>DD(start)</sub>	start-up current	V <sub>DD</sub> < V <sub>DD(start)</sub>	-	170	200	μA
V <sub>DD(clamp)</sub>	clamp voltage	Power-down mode	10	11	12	V
I <sub>pd</sub>	power-down current	V <sub>DD</sub> = 9 V	-	170	200	μA
V <sub>DD(reset)</sub>	reset voltage	TR1 = off; TR2 = off	4.5	5.5	7.0	V
I <sub>DD</sub>	operating supply current	f <sub>bridge</sub> = 40 kHz without gate drive	-	1.5	2.2	mA
Reference vo	bltage		1		1	
V <sub>Vref</sub>	reference voltage	I <sub>L</sub> = 10 μA	2.86	2.95	3.04	V
Isource(Vref)	source current capability		1	_	-	mA
I <sub>sink(Vref)</sub>	sink current capability		1	_	-	mA
Z <sub>Vref</sub>	output impedance	I <sub>L</sub> = 1 mA source	-	3.0	-	Ω
$\Delta V_{Vref} / \Delta T$	temperature coefficient	I <sub>L</sub> = 10 μA; T <sub>amb</sub> = 25 to 150 °C	-	-0.64	-	%/K
Current sup	oly		•	-	•	•
V <sub>IREF</sub>	voltage at pin IREF		-	2.5	_	V
I <sub>IREF</sub>	reference current range		65	_	95	μA
Voltage cont	rolled oscillator					
V <sub>CSW</sub>	control voltage		2.7	3.0	3.3	V
V <sub>clamp</sub>	clamp voltage	burn state	2.8	3.1	3.4	V
I <sub>CF(start)</sub>	output oscillator start current	V <sub>CF</sub> = 1.5 V	3.8	4.5	5.2	μA
t <sub>start</sub>	first output oscillator stroke time		-	50	-	μs
I <sub>CF(min)</sub>	minimum output oscillator current	V <sub>CF</sub> = 1.5 V	-	21	-	μA
I <sub>CF(max)</sub>	maximum output oscillator current	V <sub>CF</sub> = 1.5 V	-	54	_	μA
f <sub>max</sub>	maximum bridge frequency		90	100	110	kHz
f <sub>min</sub>	minimum bridge frequency		38.9	40.5	42.1	kHz
$\Delta f_{stab}$	frequency stability	$T_{amb} = -20$ to +80 °C	-	1.3	_	%
V <sub>CF(high)</sub>	high level output oscillator voltage	$f = f_{min}$	-	2.5	_	V
t <sub>nc(min)</sub>	minimum non-overlap time	GH to GL	0.68	0.90	1.13	μs
· · /		GL to GH	0.75	1.00	1.25	μs

# UBA2014

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNI	
t <sub>no(max)</sub>	maximum non-overlap time	f <sub>bridge</sub> = 40 kHz; note 1 –		7.5	-	μs	
Output driver	'S		·		•		
I <sub>o(source)(GH)</sub>	high side output source current	$V_{GH} - V_{SH} = 0$	135	180	235	mA	
I <sub>o(sink)(GH)</sub>	high side output sink current	V <sub>GH</sub> – V <sub>SH</sub> = 13 V	265	330	415	mA	
I <sub>o(source)(GL)</sub>	low side output source current	V <sub>GL</sub> = 0	135	200	235	mA	
I <sub>o(sink)(GL)</sub>	low side output sink current	V <sub>GL</sub> = 13 V	265	330	415	mA	
V <sub>OH(GH)(h)</sub>	HIGH-level high side output voltage	l <sub>o</sub> = 10 mA	12.5	-	-	V	
V <sub>OL(GH)(h)</sub>	LOW-level high side output voltage	l <sub>o</sub> = 10 mA	_	_	0.5	V	
V <sub>OH(GL)(I)</sub>	HIGH-level low side output voltage	l <sub>o</sub> = 10 mA	12.5	_	_	V	
V <sub>OL(GL)(I)</sub>	LOW-level low side output voltage	l <sub>o</sub> = 10 mA	_	_	0.5	V	
R <sub>HS(on)</sub>	high side on resistance	l <sub>o</sub> = 10 mA	32	39	45	Ω	
R <sub>HS(off)</sub>	high side off resistance	l <sub>o</sub> = 10 mA	16	21	26	Ω	
R <sub>LS(on)</sub>	low side on resistance	l <sub>o</sub> = 10 mA	32	39	45	Ω	
R <sub>LS(off)</sub>	low side off resistance	l <sub>o</sub> = 10 mA	16	21	26	Ω	
V <sub>boot</sub>	bootstrap diode forward drop voltage	I = 5 mA	1.3	1.7	2.1	V	
V <sub>FVDD</sub>	lockout voltage		2.8	3.5	4.2	V	
I <sub>FVDD</sub>	floating well supply current	DC level at V <sub>GH</sub> – V <sub>SH</sub> = 13 V	_	35	-	μA	
Preheat curre	ent sensor		·		•	•	
I <sub>i(PCS)</sub>	input current	V <sub>PCS</sub> = 0.6 V	_	_	1	μA	
V <sub>ph</sub>	preheat voltage level at pin PCS		0.57	0.60	0.63	V	
I <sub>o(source)(CSW)</sub>	output source current	V <sub>CSW</sub> = 2.0 V	9.0	10	11	μA	
I <sub>o(sink)</sub> (CSW)	effective output sink current	V <sub>CSW</sub> = 2.0 V	_	10	_	μA	
Adaptive non	-overlap and capacitive mode dete	ction	•		-		
I <sub>i(ACM)</sub>	input current	V <sub>ACM</sub> = 0.6 V	_	_	1	μA	
V <sub>CMD+</sub>	positive capacitive mode detection voltage		80	100	120	mV	
V <sub>CMD-</sub>	negative capacitive mode detection voltage		-68	-85	-102	mV	
Lamp voltage	esensor						
I <sub>i(LVS)</sub>	input current	V <sub>LVS</sub> = 0.81 V	_	_	1	μA	
V <sub>lamp(fail)</sub>	lamp fail voltage level at pin LVS		0.77	0.81	0.85	V	
V <sub>lamp(fail)(hys)</sub>	hysteresis lamp fail voltage level at pin LVS		119	144	169	mV	
V <sub>lamp(max)</sub>	maximum lamp voltage level at pin LVS		1.44	1.49	1.54	V	
I <sub>o(sink)</sub> (CSW)	output sink current	V <sub>CSW</sub> = 2.0 V	27	30	33	μA	
I <sub>o(source)(ign)</sub>	ignition output source current	V <sub>CSW</sub> = 2.0 V	9.0	10	11	μΑ	

## UBA2014

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Average cur	rent sensor					1
I <sub>i(CS)</sub>	input current	$V_{CS} = 0 V$	-	-	1	μA
Voffset	offset voltage	$V_{CS+} = V_{CS-} = 0$ to 2.5 V	-2	0	+2	mV
9 <sub>m</sub>	transconductance	f = 1 kHz	1900	3800	5700	μA/mV
I <sub>o(CSW)</sub>	output current	source and sink; $V_{CSW} = 2 V$	85	95	105	μA
Timer	•				•	
I <sub>o(CT)</sub>	preheat timer output current	V <sub>CT</sub> = 2.5 V	5.5	5.9	6.3	μA
V <sub>OL(CT)</sub>	LOW-level preheat timer output voltage		-	1.4	-	V
V <sub>OH(CT)</sub>	HIGH-level preheat timer output voltage		-	3.6	-	V
V <sub>hys(CT)</sub>	preheat timer output hysteresis		2.05	2.20	2.35	V
t <sub>ph</sub>	preheat time	$C_{CT}$ = 330 nF and R <sub>IREF</sub> = 33 k $\Omega$	1.6	1.8	2.0	S
t <sub>ign</sub>	ignition time	$C_{CT}$ = 330 nF and R <sub>IREF</sub> = 33 k $\Omega$	-	0.26	-	S

#### Note

1. The maximum non-overlap is determined by the level of the CF signal. If this signal exceeds a level of 1.25 V the non-overlap will end, resulting in a maximum non-overlap time of 7.5 μs at a bridge frequency of 40 kHz.




# Product specification

# 600 V driver IC for HF fluorescent lamps

# UBA2014





2002 May 16

\_


4

**UBA2014** 

# 600 V driver IC for HF fluorescent lamps

#### PACKAGE OUTLINES

SO16: plastic small outline package; 16 leads; body width 3.9 mm



SOT109-1

#### Product specification

# 600 V driver IC for HF fluorescent lamps

#### DIP16: plastic dual in-line package; 16 leads (300 mil); long body SOT38-1 D $\mathsf{M}_\mathsf{E}$ seating plane Α2 A' L ⊕w∭ l≁z е b<sub>1</sub> (e1) g M<sub>H</sub> pin 1 index Е 8 10 mm 0 5 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Z <sup>(1)</sup> max. E<sup>(1)</sup> A max A<sub>1</sub> min. A<sub>2</sub> max. D <sup>(1)</sup> ME UNIT b b<sub>1</sub> с L Мн е e<sub>1</sub> w 1.40 0.53 0.32 21.8 6.48 3.9 8.25 9.5 0.51 3.7 7.62 0.254 mm 4.7 2.54 2.2 1.14 0.38 0.23 21.4 6.20 3.4 7.80 8.3 0.055 0.021 0.013 0.86 0.26 0.15 0.32 0.37 inches 0.19 0.020 0.15 0.10 0.30 0.01 0.087 0.045 0.015 0.009 0.84 0.24 0.31 0.33 0.13 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN **ISSUE DATE** VERSION PROJECTION JEDEC EIAJ IEC 95-01-19 SOT38-1 050G09 MO-001 SC-503-16 ] 🔘 E---99-12-27

**UBA2014** 

#### SOLDERING

#### Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### Through-hole mount packages

#### SOLDERING BY DIPPING OR BY SOLDER WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### Surface mount packages

#### **REFLOW SOLDERING**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (pre-heating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### WAVE SOLDERING

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# UBA2014

#### Suitability of IC packages for wave, reflow and dipping soldering methods

MOUNTING	PACKAGE	SOLDERING METHOD			
MOONTING	FACKAGE	WAVE	REFLOW <sup>(1)</sup>	DIPPING	
Through-hole mount	DBS, DIP, HDIP, SDIP, SIL	suitable <sup>(2)</sup>	-	suitable	
Surface mount	BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable	_	
	HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable <sup>(3)</sup>	suitable	_	
	PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	-	
	LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	-	
	SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable	_	

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

UBA2014

#### DATA SHEET STATUS

DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)</sup>	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613502/01/pp**20** 

Date of release: 2002 May 16

Document order number: 9397 750 09094

SCA74

Let's make things better.





Philips Semiconductors