# ACPM-5408 UMTS Band8 (880-915MHz) 3x3mm Power Amplifier Module



# **Preliminary Data Sheet**

### Description

The ACPM-5408 is a fully matched 10-pin surface mount module developed for UMTS EGSM. This power amplifier module operates in the 880-915MHz bandwidth. The ACPM-5408 meets stringent UMTS linearity requirements up to 28.5dBm output power. The 3mmx3mm form factor package is self contained, incorporating 50ohm input and output matching networks

The ACPM-5408 features 5<sup>th</sup> generation of CoolPAM circuit technology which supports 3 power modes – bypass, mid and high power modes. The CoolPAM is stage bypass technology enhancing PAE (power added efficiency) at low and medium power range. Active bypass feature is added to 5<sup>th</sup> generation to enhance PAE further at low output range. This helps to extend talk time. A directional coupler is integrated into the module and both coupling and isolation ports are available externally, supporting daisy chain.

The power amplifier is manufactured on an advanced InGaP HBT (hetero-junction Bipolar Transistor) MMIC (microwave monolithic integrated circuit) technology offering state-of-the-art reliability, temperature stability and ruggedness

### **Features**

- Thin Package (1.0mm typ)
- Excellent Linearity
- 3-mode power control with Vbp and Vmode
   Bypass / Mid Power Mode / High Power Mode
- High Efficiency at max output power
- 10-pin surface mounting package
- Internal 50ohm matching networks for both RF input and output
- Integrated coupler
   Coupler and Isolation ports for daisy chain
- Lead-free, RoHS compliant, Green

### **Applications**

UMTS Band8

### **Ordering Information**

Part Number	Number of Devices	Container
ACPM-5408-TR1	1000	178mm (7") Tape/Reel
ACPM-5408-BLK	100	Bulk

This preliminary data is provided to assist you in the evaluation of product(s) currently under development. Until Avago Technologies releases this product for general sales, Avago Technologies reserves the right to alter prices, specifications, features, capabilities, functions, release dates, and remove availability of the product(s) at anytime.

# **Absolute Maximum Ratings**

No damage assuming only one parameter is set at limit at a time with all other parameters set at or below nominal value

Operation of any single parameter outside these conditions with the remaining parameters set at or below nominal values may result in permanent damage

Description	Min.	Тур.	Max.	Unit
RF Input Power (Pin)			5	dBm
RF Output Power (Pout)				
High power mode			29	dBm
Mid power mode			18	UDIII
Bypass mode			8	
DC Supply Voltage (Vcc1, Vcc2)	0	3.4	5.0	V
Enable Voltage (Ven)	0	2.6	3.3	V
Mode Control Voltage (Vmode)	0	2.6	3.3	V
Bypass Control (Vbp)	0	2.6	3.3	V
Storage Temperature (Tstg)	-55	25	+125	°C

# **Recommended Operating Condition**

Description		Min.	Тур.	Max.	Unit
DC Supply Voltage (Vcc1, Vcc2)		3.2	3.4	4.2	V
Enable Voltage (Ven)					
• ,	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Mode Control Voltage (Vmode)					
· ,	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Bypass Control Voltage (Vbp)					
	Low	0	0	0.5	V
	High	1.35	2.6	3.1	V
Operating Frequency (fo)		880		915	MHz
Ambient Temperature (Ta)		-20	25	85	°C

# **Operating Logic Table**

Power Mode	Ven	Vmode	Vbp	Pout (Rel99)	Pout (HSDPA, HSUPA MPR=0dB)
High Power Mode	High	Low	Low	~ 28.5 dBm	~ 27.5 dBm
Mid Power Mode	High	High	Low	~ 17 dBm	~ 16 dBm
Bypass Mode	High	High	High	~ 7 dBm	~ 6 dBm
Shut Down Mode	Low	Low	Low	=	-

## **Electrical Characteristics for WCDMA Mode**

- Signal Configuration: 3GPP (DPCCH + 1DPDCH) Up-Link unless specified otherwise.

Characteristics		Condition	Min.	Тур.	Max.	Unit
Operating Frequency Range	e		880	-	915	MHz
		High Power Mode, Pout=28.5dBm	24	27		dB
Gain		Mid Power Mode, Pout=17dBm	13.5	18.5		dB
		Bypass Mode, Pout=7dBm	8	12		dB
		High Power Mode, Pout=28.5dBm	36.5	40		%
Power Added Efficiency		Mid Power Mode, Pout=17dBm	15.3	19.4		%
		Bypass Mode, Pout=7dBm	6.5	8.0		%
		High Power Mode, Pout=28.5dBm		520	570	mA
Total Supply Current		Mid Power Mode, Pout=17dBm		74.5	94.5	mA
		Bypass Mode, Pout=7dBm		17.2	21.2	mA
		High Power Mode	80	103	140	mA
Quiescent Current		Mid Power Mode			39	mA
		Bypass Mode	1	3.4	5.5	mA
		High Power Mode		10		μΑ
Quiescent Current  Enable Current  Mode Control Current  Sypass Control Current  Total Current in Power-down mode  5 MHz offset		Mid Power Mode		10		μΑ
		High Power Mode         80         103         140         mA           Mid Power Mode         10         21         39         mA           Bypass Mode         1         3.4         5.5         mA           High Power Mode         10         μA           Mid Power Mode         10         μA           Mid Power Mode         5         μA           Bypass Mode         5         μA           Bypass Mode         5         μA           Ven=0V, Vmode=0V, Vbp=0V         5         μA           Migh Power Mode, Pout=28.5dBm         -41         -36         dBc				
		Mid Power Mode		5		μΑ
Mode Control Current		Bypass Mode		5		μΑ
Bypass Control Current		Bypass		5		μΑ
Total Current in Power-dow	n mode	Ven=0V, Vmode=0V, Vbp=0V			5	μΑ
	5 MHz offset	High Dawar Mada Dawt-20 EdDas		-41	-36	dBc
	10 MHz offset	nigh Power Mode, Pout-26.5dBm		-57	-46	dBc
Adjacent Channel	5 MHz offset	Mid Power Mode, Pout=17dBm		-44	-36	dBc
Gain  Power Added Efficiency  Total Supply Current  Quiescent Current  Enable Current  Mode Control Current  Total Current in Power-dox  Adjacent Channel Leakage Ratio  Harmonic Suppression  Input VSWR  Stability (Spurious Output)  Rx Band Noise Power (Vote	10 MHz offset	Wild Fower Wiode, Fout-17dBill		-61	-46	dBc
	5 MHz offset	Bypass Mode, Pout=7dBm		-44	-36	dBc
	10 MHz offset	Dypuso Mous, Four Fubin		-62	-46	dBc
Harmonia Suppression	Second	High Power Mode, Pout=28.5dBm			-35	dBc
Harmonic Suppression	Third	riigii Fowei Wode, Fodi-20.3dbiii			-42	dBc
Input VSWR				2.5:1		
Stability (Spurious Output)		VSWR 5:1, All phase			-60	dBc
Rx Band Noise Power (Vcc	=4.2V)	High Power Mode, Pout=28.5dBm		-135		dBm/Hz
GPS Band Noise Power (Vo	cc=4.2V)	High Power Mode, Pout=28.5dBm		-138		dBm/Hz

ISM Band Noise Power (Vcc=4.2V)	High Power Mode, Pout=28.5dBm	-140	dBm/Hz
Phone Discontinuity	low power mode ⇔mid power mode, at Pout=7dBm	30	deg
Phase Discontinuity	mid power mode ↔ high power mode, at Pout=17dBm	3	deg
Ruggedness	Pout<28.5dBm, Pin<10dBm, All phase High Power Mode		10:1 VSWR
Coupling factor	RF Out to CPL port	20	dB
Daisy Chain Insertion Loss	ISO port to CPL port, Ven=Low	0.15	dB

## HSDPA Signal configuration used:

3GPP TS 34.121-1

Annex C (normative e): Measurement channels

C.10.1 UL reference measurement channel for HSDPA tests

Table C.10.1.4:  $\beta$  values for transmitter characteristics tests with HS-DPCCH

Sub-test 2 (CM=1.0, MPR=0.0)

## HSUPA signal configuration used:

3GPP TS 34.121-1


Annex C (normative): Measurement channels

C.11.1 UL reference measurement channel for E-DCH tests

Table C.11.1.3: β values for transmitter characteristics tests with HS-DPCCH and E-DCH Sub-test 1 (CM=1.0, MPR=0.0)

# **Footprint**

All dimensions are in millimeter




X-RAY TOP VIEW

# **PIN Description**


Pin#	Name	Description
1	Vcc1	DC Supply Voltage
2	RFin	RF Input
3	Vbp	Bypass Control
4	Vmode	Mode Control
5	Ven	PA Enable
6	CPL	Coupling port of Coupler
7	GND	Ground
8	ISO	Isolation port of Coupler
9	RFOut	RF Out
10	Vcc2	DC Supply Voltage

# **Package Dimensions**

All dimensions ae in millimeter




# **Marking Specification**




Note: Prior to production release, the marking will be 'E5408/PSYYWW'. After the completion of Avago qualification testing and production release, the marking will revert to 'A5408/PYYWW', as shown above.


### Metallization



## **Solder Mask Opening**



## **Solder Paste Stencil Aperture**



### **PCB Design Guidelines**


The recommended PCB land pattern is shown in figures on the left side. The substrate is coated with solder mask between the I/O and conductive paddle to protect the gold pads from short circuit that is caused by solder bleeding/bridging.

### **Stencil Design Guidelines**


A properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the PCB pads.

The recommended stencil layout is shown here. Reducing the stencil opening can potentially generate more voids. On the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the I/O pads or conductive paddle to adjacent I/O pads. Considering the fact that solder paste thickness will directly affect the quality of the solder joint, a good choice is to use laser cut stencil composed of 0.100mm(4mils) or 0.127mm(5mils) thick stainless steel which is capable of producing the required fine stencil outline.


## **Evaluation Board Schematic**




# **Evaluation Board Description**



# Tape and Reel Information






# **Dimension List**


Annote	Millimeter
A0	3.40±0.10
B0	3.40±0.10
K0	1.35±0.10
D0	1.55±0.05
D1	1.60±0.10
P0	4.00±0.10
P1	8.00±0.10

Annote	Millimeter
P2	2.00±0.05
P10	40.00±0.20
E	1.75±0.10
F	5.50±0.05
W	12.00±0.30
T	0.30±0.05

Tape and Reel Format – 3 mm x 3 mm.

### **BACK VIEW**





Plastic Reel Format (all dimensions are in millimeters)

## Handling and Storage

### ESD (Electrostatic Discharge)

Electrostatic discharge occurs naturally in the environment. With the increase in voltage potential, the outlet of neutralization or discharge will be sought. If the acquired discharge route is through a semiconductor device, destructive damage will result.

ESD countermeasure methods should be developed and used to control potential ESD damage during handling in a factory environment at each manufacturing site.

### MSL (Moisture Sensitivity Level)

Plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature.

Avago Technologies follows JEDEC Standard J-STD 020B. Each component and package type is classified for moisture sensitivity by soaking a known dry package at various temperatures and relative humidity, and times. After soak, the components are subjected to three consecutive simulated reflows.

The out of bag exposure time maximum limits are determined by the classification test describe below which corresponds to a MSL classification level 6 to 1 according to the JEDEC standard IPC/JEDEC J-STD-020B and J-STD-033.

ACPM-5408 is MSL3. Thus, according to the J-STD-033 p.11 the maximum Manufacturers Exposure Time (MET) for this part is 168 hours. After this time period, the part would need to be removed from the reel, de-taped and then re-baked. MSL classification reflow temperature for the ACPM-5408 is targeted at 260  $^{\circ}\mathrm{C}$  +0/-5  $^{\circ}\mathrm{C}$ . Figure and table on next page show typical SMT profile for maximum temperature of 260 +0/-5  $^{\circ}\mathrm{C}$ .


#### Moisture Classification Level and Floor Life

MSL Level	Floor Life (out of bag) at factory ambient =< 30oC/60% RH or as stated
1	Unlimited at =< 30oC/85% RH
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label

#### Note:

<sup>1.</sup> The MSL Level is marked on the MSL Label on each shipping bag.

# **Reflow Profile Recommendations**



Typical SMT Reflow Profile for Maximum Temperature = 260 +0/-5 ℃

Typical SMT Reflow Profile for Maximum Temperature = 260 +0/ -5 ℃

Profile Feature	Sn-Pb Solder	Pb-Free Solder
Average ramp-up rate (TL to TP)	3°C/sec max	3°C /sec max
Preheat		
- Temperature Min (Tsmin)	100℃	150 ℃
- Temperature Max (Tsmax)	150℃	200℃
- Time (min to max) (ts)	60-120 sec	60-180 sec
Tsmax to TL		
- Ramp-up Rate		3°C /sec max
Time maintained above:		
- Temperature (TL)	183℃	217℃
- Time (TL)	60-150 sec	60-150 sec
Peak temperature (Tp)	240 +0/-5°C	260 +0/-5 ℃
Time within 5 ℃ of actual Peak Temperature (tp)	10-30 sec	20-40 sec
Ramp-down Rate	6°C /sec max	6°C /sec max
Time 25 °C to Peak Temperature	6 min max.	8 min max.

### Storage Condition

Packages described in this document must be stored in sealed moisture barrier, antistatic bags. Shelf life in a sealed moisture barrier bag is 12 months at <40  $^{\circ}$ C and 90% relative humidity (RH) J-STD-033 p.7.

#### **Out-of-Bag Time Duration**

After unpacking the device must be soldered to the PCB within 168 hours as listed in the J-STD-020B p.11 with factory conditions <30 °C and 60% RH.

### Baking

#### **CAUTION**

Tape and reel materials typically cannot be baked at the temperature described above. If out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be de-reeled, de-taped, re-baked and then put back on tape and reel. (See moisture sensitive warning label on each shipping bag for information of baking).

### **Board Rework**

#### Component Removal, Rework and Remount

### Removal for Failure Analysis

Not following the above requirements may cause moisture/reflow damage that could hinder or completely prevent the determination of the original failure mechanism.

### **Baking of Populated Boards**

Some SMD packages and board materials are not able to withstand long duration bakes at  $125\,^{\circ}\mathrm{C}$ . Examples of this are some FR-4 materials, which cannot withstand a 24 hr bake at  $125\,^{\circ}\mathrm{C}$ . Batteries and electrolytic capacitors are also temperature sensitive. With component and board temperature restrictions in mind, choose a bake temperature from Table 4-1 in J-STD 033; then determine the appropriate bake duration based on the component to be removed. For additional considerations see IPC-7711 andIPC-7721.

### **Derating due to Factory Environmental Conditions**

Factory floor life exposures for SMD packages removed from the dry bags will be a function of the ambient environmental conditions. A safe, yet conservative, handling approach is to expose the SMD packages only up to the maximum time limits for each moisture sensitivity level as shown in next table. This approach, however, does not work if the factory humidity or temperature is greater than the testing conditions of  $30\,^{\circ}\mathrm{C}/60\%$  RH. A solution for addressing this problem is to derate the exposure times based on the knowledge of moisture diffusion in the component package materials ref. JESD22-A120). Recommended equivalent total floor life exposures can be estimated for a range of humidities and temperatures based on the nominal plastic thickness for each device.

Table on next page is applicable to SMDs molded with novolac, biphenyl or multifunctional epoxy mold compounds. The following assumptions were used in calculating this table:

- 1. Activation Energy for diffusion = 0.35eV (smallest known value).
- For ≤60% RH, use Diffusivity = 0.121exp (-0.35eV/kT) mm2/s (this used smallest known Diffusivity @ 30°C).
- 3. For >60% RH, use Diffusivity =  $1.320 \exp(-0.35 \text{eV/kT}) \text{ mm2/s}$  (this used largest known Diffusivity @  $30 \,^{\circ}\text{C}$ ).

# Recommended Equivalent Total Floor Life (days) @ 20°C, 25°C & 30°C, 35°C

For ICs with Novolac, Biphenyl and Multifunctional Epoxies (Reflow at same temperature at which the component was classified) Maximum Percent Relative Humidity

		u.xiiiiui	n Percent R	I IIII		ı	ı	ı			ı	
Package Type and Body Thickness	Moisture Sensitivity Level	5%	10%	20%	30%	40%	50%	60%	70%	80%	90%	
	Level 2a	& & & &	∞ ∞ ∞	94 124 167 231	44 60 78 103	32 41 53 69	26 33 42 57	16 28 36 47	7 10 14 19	5 7 10 13	4 6 8 10	3
Body Thickness ≥3.1 mm Including PQFPs >84 pin, PLCCs (square) All MQFPs or All BGAs ≥1 mm	Level 3	& & & &	&	8 10 13 17	7 9 11 14	6 8 10 13	6 7 9 12	6 7 9 12	4 5 7 10	3 4 6 8	3 4 5 7	3
	Level 4	& & & &	3 5 6 8	3 4 5 7	3 4 5 7	2 4 5 7	2 3 5 7	2 3 4 6	2 3 3 5	1 2 3 4	1 2 3 4	3
	Level 5	& & & &	2 4 5 7	2 3 5 7	2 3 4 6	2 2 4 5	1 2 3 5	1 2 3 4	1 2 2 3	1 1 2 3	1 1 2 3	3
	Level 5a	& & & &	1 2 3 5	1 1 2 4	1 1 2 3	1 1 2 3	1 1 2 3	1 1 2 2	1 1 1 2	1 1 1 2	1 1 1 2	3 3 2
Body 2.1 mm  ≤ Thickness  <3.1 mm including  PLCCs (rectangular)  18-32 pin  SOICs (wide body)  SOICs ≥20 pins,  PQFPs ≤80 pins	Level 2a	∞ ∞ ∞	& & & & & & & & & & & & & & & & & & &	& & & & &	& & & & & & & & & & & & & & & & & & &	58 86 148 ∞	30 39 51 69	22 28 37 49	3 4 6 8	2 3 4 5	1 2 3 4	3 2 2
	Level 3	& & & &	∞ ∞ ∞	12 19 25 32	9 12 15 19	7 9 12 15	6 8 10 13	5 7 9	2 3 5 7	2 2 3 5	1 2 3 4	3 3 2
	Level 4	& & & &	5 7 9 11	4 5 7 9	3 4 5 7	3 4 5 6	2 3 4 6	2 3 4 5	1 2 3 4	1 2 2 3	1 1 2 3	3 3 2 2
	Level 5	& & & & &	3 4 5 6	2 3 4 5	2 3 3 5	2 2 3 4	2 2 3 4	1 2 3 4	1 1 2 3	1 1 1 3	1 1 1 2	
	Level 5a	& & & & &	1 2 2 3	1 1 2 2	1 1 2 2	1 1 2 2 2	1 1 2 2	1 1 2 2	1 1 1 2	0.5 0.5 1 2	0.5 0.5 1	
	Level 2a	∞ ∞ ∞	∞ ∞ ∞	& & &	& & &	& & &	8 8	17 28 ∞	1 1 2	0.5 1 1 2	0.5 1 1	3 3 2 2
Body Thickness <2.1 mm including	Level 3	© © © ©	& & & & & & & & & & & & & & & & & & &	8 8 8 8	8 8	& & & & & & & & & & & & & & & & & & &	8 11 14 20	5 7 10 13	1 1 2 2	0.5 1 1 2	0.5 1 1	
SOICs <18 pin All TQFPs, TSOPs or	Level 4	& & & & &	& & & & & & & & & & & & & & & & & & &	8 8 8 8	7 9 12 17	4 5 7 9	3 4 5 7	2 3 4 6	1 1 2 2	0.5 1 1 2	0.5 1 1	3 3 2 2
All BGAs <1 mm body thickness	Level 5	& & & & &	& & & & & & & & & & & & & & & & & & &	7 13 18 26	3 5 6 8	2 3 4 6	2 2 3 5	1 2 3 4	1 1 2 2	0.5 1 1 2	0.5 1 1	
	Level 5a	∞ ∞ ∞	7 10 13 18	2 3 5 6	1 2 3 4	1 1 2 3	1 1 2 2	1 1 2 2	1 1 1 2	0.5 1 1 2	0.5 0.5 1	

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

