

## CY7C1354C CY7C1356C

# 9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture

### Features

- Pin-compatible and functionally equivalent to ZBT™
- Supports 250-MHz bus operations with zero wait states — Available speed grades are 250, 200, and 166 MHz
- Internally self-timed output buf<u>fer control to eliminate</u> the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- Byte Write capability
- Single 3.3V power supply (V<sub>DD</sub>)
- 3.3V or 2.5V I/O power supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 2.8 ns (for 250-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed writes
- Available in lead-free 100-Pin TQFP package, lead-free and non lead-free 119-Ball BGA package and 165-Ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- · Burst capability-linear or interleaved burst order
- "ZZ" Sleep Mode option and Stop Clock option


## Functional Description<sup>[1]</sup>

The CY7C1354C and CY7C1356C are 3.3V, 256K x 36 and 512K x 18 Synchronous pipelined burst SRAMs with No Bus Latency<sup>TM</sup> (NoBL<sup>TM</sup>) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1354C and CY7C1356C are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1354C and CY7C1356C are pin compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

<u>Write operations are controlled by the Byte Write Selects</u>  $(\overline{BW}_a - \overline{BW}_d \text{ for CY7C1354C and } \overline{BW}_a - \overline{BW}_b \text{ for CY7C1356C})$ and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.


Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.



Note:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.





### **Selection Guide**

	250 MHz	200 MHz	166 MHz	Unit
Maximum Access Time	2.8	3.2	3.5	ns
Maximum Operating Current	250	220	180	mA
Maximum CMOS Standby Current	40	40	40	mA



## CY7C1354C CY7C1356C

## **Pin Configurations**

**100-Pin TQFP Pinout** 

				10			nou											
DQPcE DQcE	100 99 97 96 95	94 18Wb 93 18Wa 92 1CE <sub>3</sub> 91 1V <sub>D</sub> 90 1V <sup>co</sup>		85 DAUV/LD 84 DNC(18) 83 DA 83 DA			00F 1	98 UCE1 97 DCE2 00 DNC		94 J <u>BWb</u> 93 <u>JBWa</u>			89 DCLK 88 DWE		86 UUE 85 DADV/LD	84 DNC(18) 83 D.A	80	⊐ A ⊐ NC
DQCE VDDQE DQCE DQCE DQCE DQCE DQCE DQCE DQCE	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 22 23 24 25 26 27 28 29 30	CY7C13 (256K >	< 36)		78         DQb           77         VDDQ           76         Vss           75         DQb           74         DQb           73         DQb           73         DQb           71         Vss           70         VpDq           69         DQb           68         DQb           67         Vss           66         VpD           64         ZZ           63         DQa           64         ZZ           63         DQa           64         DQa           65         VpDQ           60         Vss           59         DQa           58         DQa           58         DQa           56         Vss           54         VpDq           53         DQa           54         VpDq           53         DQa           54         DQa           55         DQa           51         DQPa	NC L VDDQ L VSS L DQb L	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30			(5	512H	Κ×	560	)	۵ ۵	88	$\begin{array}{c} 78\\ 77\\ 76\\ 75\\ 74\\ 73\\ 72\\ 71\\ 70\\ 69\\ 68\\ 67\\ 66\\ 65\\ 64\\ 63\\ 62\\ 61\\ 60\\ 59\\ 58\\ 57\\ 56\\ 55\\ 54\\ 53\\ 52\\ 51\end{array}$	NC Voda Vss NC DQPa DQa Vss Voda Voda Voda Voda Voda Voda Voda Voda
	31 32 33 33 35 35 36	37 38 39 39 40 41	4 4 4 4 7 0 7 0 7	46 47 48 48	20		31 32	33 34 34	36.	38	39	<sup>4</sup> 4	43	4	64 46 46	47 48	49 50	
			יםםםם		JU		יםים		гот	ПĎ	ŢŢ	סר				υс		
	MODE A A A	A0 NC(288) NC(144) VSS VSS	NC(72) NC(36) A A	< < < <	A		MODE	< < <	ΥΫ́	A <sub>0</sub> E NC(288)E	NC(144)	V <sub>DD</sub>	NC(72) NC(36)	4 •	∢ ∢	< <	4 4	
		_																



## CY7C1354C CY7C1356C

## Pin Configurations (continued)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	NC/18M	А	А	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	А	ADV/LD	А	CE <sub>3</sub>	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	А	NC
D	DQ <sub>c</sub>	DQP <sub>c</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPb	DQb
E	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>SS</sub>	CE1	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQ <sub>c</sub>	V <sub>SS</sub>	OE	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQc	DQ <sub>c</sub>	BWc	А	BWb	DQb	DQb
н	DQc	$DQ_{c}$	V <sub>SS</sub>	WE	V <sub>SS</sub>	$DQ_b$	DQb
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
κ	DQ <sub>d</sub>	$DQ_{d}$	V <sub>SS</sub>	CLK	$V_{SS}$	DQa	DQa
L	DQd	$DQ_{d}$	BWd	NC	BWa	$DQ_{a}$	DQa
М	V <sub>DDQ</sub>	$DQ_{d}$	V <sub>SS</sub>	CEN	V <sub>SS</sub>	$DQ_{a}$	V <sub>DDQ</sub>
Ν	DQ <sub>d</sub>	$DQ_{d}$	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQa	DQa
Р	DQ <sub>d</sub>	DQP <sub>d</sub>	$V_{SS}$	A0	V <sub>SS</sub>	DQPa	DQa
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	А	NC/288M
Т	NC	NC/72M	А	А	А	NC/36M	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

## 119-Ball BGA Pinout CY7C1354C (256K × 36)

## CY7C1356C (512K x 18)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	A	NC/18M	А	А	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	A	ADV/LD	А	CE <sub>3</sub>	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	A	NC
D	DQb	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPa	NC
Е	NC	$DQ_b$	V <sub>SS</sub>	CE <sub>1</sub>	V <sub>SS</sub>	NC	DQa
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	OE	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
G	NC	DQb	BWb	А	V <sub>SS</sub>	NC	DQa
Н	DQb	NC	V <sub>SS</sub>	WE	V <sub>SS</sub>	DQa	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
К	NC	DQb	V <sub>SS</sub>	CLK	V <sub>SS</sub>	NC	DQa
L	DQb	NC	V <sub>SS</sub>	NC	BWa	DQa	NC
М	V <sub>DDQ</sub>	DQb	V <sub>SS</sub>	CEN	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
Ν	DQb	NC	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQa	NC
Ρ	NC	DQPb	V <sub>SS</sub>	A0	V <sub>SS</sub>	NC	DQa
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	A	NC/288M
Т	NC/72M	А	A	NC/36M	А	A	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>



## **165-Ball FBGA Pinout**

				СҮ	7C1354C	(256K ×	36)						
	1	2	3	4	5	6	7	8	9	10	11		
Α	NC/576M	А	CE <sub>1</sub>	BWc	BWb	CE <sub>3</sub>	CEN	ADV/LD	A	А	NC		
В	NC/1G	А	CE2	BWd	BWa	CLK	WE	OE	NC/18M	А	NC		
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb		
D	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb		
Ε	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb		
F	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb		
G	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_b$	DQb		
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ		
J	DQ <sub>d</sub>	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_{a}$	DQa		
K	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_a$	DQa		
L	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa		
Μ	DQ <sub>d</sub>	DQ <sub>d</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{DD}$	V <sub>DDQ</sub>	$DQ_{a}$	DQa		
Ν	DQP <sub>d</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa		
Ρ	NC/144M	NC/72M	А	А	TDI	A1	TDO	Α	A	А	NC/288M		
R	MODE	NC/36M	А	А	TMS	A0	TCK	Α	А	А	Α		
	CY7C1356C (512K × 18)												
	·			Ċ	(7C13560	C (512K ×	18)	<u> </u>	II		ļI		
	1	2	3	C` 4	7C13560 5	C (512K × 6	18) 7	8	9	10	11		
A	<b>1</b> NC/576M		3 <u> CE</u> 1			-	-	<u>+</u>	· · · · · ·	<b>10</b> A			
AB				4	5	6	7	8	9		11		
	NC/576M	Α	CE <sub>1</sub> CE2	4 BW <sub>b</sub> NC	5 NC BW <sub>a</sub>	6 CE <sub>3</sub> CLK	7 <u> CEN</u>	8 ADV/LD	<b>9</b> A	А	11 A		
В	NC/576M NC/1G	A A	CE <sub>1</sub> CE2 V <sub>DDQ</sub>	4 BW <sub>b</sub>	5 NC BW <sub>a</sub> V <sub>SS</sub>	<b>6</b> CE <sub>3</sub>	7 <u>CEN</u> <u>WE</u>	8 ADV/LD OE	9 A NC/18M V <sub>DDQ</sub>	A A	11 A NC		
B C	NC/576M NC/1G NC	A A NC	CE <sub>1</sub> CE2 V <sub>DDQ</sub> V <sub>DDQ</sub>	<b>4</b> <u>BW</u> <sub>b</sub> NC V <sub>SS</sub>	5           NC           BWa           VSS           VSS	6 CE <sub>3</sub> CLK V <sub>SS</sub>	7 CEN WE V <sub>SS</sub>	8 ADV/LD OE V <sub>SS</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC	11 A NC DQP <sub>a</sub>		
B C D	NC/576M NC/1G NC NC	A A NC DQ <sub>b</sub>	CE <sub>1</sub> CE2 V <sub>DDQ</sub>	4           BWb           NC           Vss           VDD           VDD	5 NC BW <sub>a</sub> V <sub>SS</sub>	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub>	7 CEN WE V <sub>SS</sub> V <sub>SS</sub>	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC	11 A NC DQP <sub>a</sub> DQ <sub>a</sub>		
B C D E	NC/576M NC/1G NC NC NC	A A NC DQ <sub>b</sub> DQ <sub>b</sub>	CE1       CE2       VDDQ       VDDQ       VDDQ       VDDQ       VDDQ	4           BWb           NC           Vss           VDD           VDD           VDD           VDD           VDD           VDD           VDD	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7           CEN           WE           V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC	11 A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>		
B C D F G H	NC/576M NC/1G NC NC NC NC	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC	$\begin{tabular}{ c c c c }\hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \end{tabular}$	4           BWb           NC           Vss           VDD           VDD           VDD           VDD	5           NC           BWa           Vss	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7 <u>CEN</u> <u>WE</u> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC	11ANCDQPaDQaDQaDQaDQaZZ		
B C D F G H J	NC/576M NC/1G NC NC NC NC NC NC DQ <sub>b</sub>	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC	CE1 CE2 V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	$\begin{array}{c} \textbf{4} \\ \hline \textbf{BW}_b \\ \textbf{NC} \\ \hline \textbf{V}_{SS} \\ \hline \textbf{V}_{DD} \end{array}$	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7 <u>CEN</u> <u>Vss</u> Vss Vss Vss Vss Vss Vss Vss	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC	11 A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC		
B C D F G H	NC/576M NC/1G NC NC NC NC NC DQ <sub>b</sub> DQ <sub>b</sub>	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC	$\begin{tabular}{ c c c c } \hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline \end{array}$	4           BWb           NC           Vss           VDD           VDD           VDD           VDD           VDD           VDD           VDD           VDD           VDD	5           NC           BWa           Vss	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7 <u>CEN</u> <u>V</u> <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC NC DQ <sub>a</sub> DQ <sub>a</sub>	11 A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC NC		
B C D F G H J K L	NC/576M NC/1G NC NC NC NC NC NC DQ <sub>b</sub>	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC NC	$\begin{tabular}{ c c c c }\hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline \end{array}$	$\begin{array}{c} \textbf{4} \\ \hline \textbf{BW}_b \\ \textbf{NC} \\ \hline \textbf{V}_{SS} \\ \hline \textbf{V}_{DD} \end{array}$	5           NC           BWa           Vss           Vss	6           CE <sub>3</sub> CLK           V <sub>SS</sub>	7 <u>CEN</u> <u>Vss</u> Vss Vss Vss Vss Vss Vss Vss	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC NC NC DQ <sub>a</sub>	11ANCDQPaDQaDQaDQaZZNCNCNC		
B C D F G H J K L M	NC/576M           NC/1G           NC           NC           NC           NC           NC           DQb           DQb           DQb	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC NC NC NC	$\begin{tabular}{ c c c c } \hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \\ \hline V_{DDQ} \\ \hline \end{array}$	$\begin{array}{c} 4 \\ \hline \mathbf{BW}_{b} \\ \mathbf{NC} \\ \hline \mathbf{V}_{SS} \\ \hline \mathbf{V}_{DD} \\ \hline \mathbf{V}_{$	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	6           CE <sub>3</sub> CLK           V <sub>SS</sub>	7           CEN           WE           Vss           Vss	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>	11 A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC NC NC NC NC		
B C D F G H J K L N	NC/576M           NC/1G           NC           NC           NC           NC           NC           DQb           DQb           DQb           DQb	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC NC NC NC NC	$\begin{tabular}{ c c c c }\hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline \end{array}$	$\begin{array}{c} 4 \\ \hline \mathbf{BW}_{b} \\ \mathbf{NC} \\ \hline \mathbf{V}_{SS} \\ \hline \mathbf{V}_{DD} \\ \hline \end{array}$	5           NC           BWa           Vss           Vss	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7 <u>CEN</u> <u>Vss</u> Vss Vss Vss Vss Vss Vss Vss	8 ADV/LD VSS VDD VDD VDD VDD VDD VDD VD	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>	11ANCDQPaDQaDQaDQaZZNCNCNCNCNCNCNCNC		
B C D F G H J K L M	NC/576M           NC/1G           NC           NC           NC           NC           NC           DQb           DQb           DQb	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC NC NC NC NC	$\begin{tabular}{ c c c c } \hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \\ \hline V_{DDQ} \\ \hline \end{array}$	$\begin{array}{c} 4 \\ \hline \mathbf{BW}_{b} \\ \mathbf{NC} \\ \hline \mathbf{V}_{SS} \\ \hline \mathbf{V}_{DD} \\ \hline \mathbf{V}_{$	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	6           CE <sub>3</sub> CLK           V <sub>SS</sub>	7           CEN           WE           Vss           Vss	8 ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	9 A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>	11 A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC NC NC NC NC		



## **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0, A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> ,BW <sub>b</sub> , BW <sub>c</sub> ,BW <sub>d</sub> ,	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. BW <sub>a</sub> controls DQ <sub>a</sub> and DQP <sub>a</sub> , BW <sub>b</sub> controls DQ <sub>b</sub> and DQP <sub>b</sub> , BW <sub>c</sub> controls DQ <sub>c</sub> and DQP <sub>c</sub> , BW <sub>d</sub> controls DQ <sub>d</sub> and DQP <sub>d</sub> .
WE	Input- Synchronous	Write Enable Input, active LOW. Sampled on the rising edge of CLK if $\overline{\text{CEN}}$ is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	<b>Clock Input</b> . Used to cap <u>ture all synchronous inputs to the device.</u> CLK is qualified with $\overline{CEN}$ . CLK is only recognized if $\overline{CEN}$ is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	<b>Chip Enable 3 Input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.
ŌĒ	Input- Asynchronous	<b>Output Enable, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	<b>Clock Enable Input, active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by addresses during the previous clock rise of the Read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ - $DQ_d$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O lines</b> . Functionally, these signals are identical to $DQ_{[a:d]}$ . During write sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.
тмѕ	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK.
тск	JTAG-Clock	Clock input to the JTAG circuitry.
V <sub>DD</sub>	Power Supply	Power supply inputs to the core of the device.
V <sub>DDQ</sub>	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device. Should be connected to ground of the system.



### Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
NC	-	No connects. This pin is not connected to the die.
NC (18, 36, 72, 144, 288, 576, 1G)	_	<b>These pins are not connected</b> . They will be used for expansion to the 18M, 36M, 72M, 144M 288M, 576M and 1G densities.
ZZ		<b>ZZ</b> " <b>sleep</b> " <b>Input</b> . This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.

## **Functional Overview**

The CY7C1354C and CY7C1356C are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 2.8 ns (250-MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, C\underline{E}_2, \underline{CE}_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or <u>Write operation</u>, depending on the status of the Write Enable (WE). BW<sub>[d:a]</sub> can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All Writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.8 ns (250-MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tri-state following the next clock rise.

#### Burst Read Accesses

The CY7C1354C and CY7C1356C have an on-chip burst counter that allows the user the ability to supply a single address and conduct <u>up</u> to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal <u>burst counter</u> regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to  $A_0$ – $A_{16}$  is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQ <sub>and DQP</sub> (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1354C and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1356C). In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1354C and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1356C) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the Write is complete.

The data written during the Write operation is controlled by  $\overline{BW}$  ( $\overline{BW}_{a,b,c,d}$  for CY7C1354C and  $\overline{BW}_{a,b}$  for CY7C1356C) signals. The CY7C1354C/CY7C1356C provides Byte Write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple Byte Write operations.



Because the CY7C1354C and CY7C1356C are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable (OE) can be deasserted HIGH before presenting data to the DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1354C and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1356C) inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1354C and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1356C) are automatically tri-stated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1354C/CY7C1356C has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,d</sub> for CY7C1354C and BW<sub>a,b</sub> for CY7C1356C) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep"

#### ZZ Mode Electrical Characteristics

mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

#### Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table (MODE = GND)

		•	
First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		50	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt; 0.2</u> V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Truth Table<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE	zz	ADV/LD	WE	BWx	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Х	L	L-H	Tri-State
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	Tri-State
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Tri-State
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	Tri-State
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)

#### Notes:

- 5. The DQ and DQP pins are controlled by the current cycle and the  $\overline{OE}$  signal.
- CEN = H inserts wait states.

8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Tri-state when OE is inactive or when the device is deselected, and DQs = data when OE is active.

X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired Byte Write Selects are asserted, see Write Cycle Description table for details.
 Write is defined by WE and BWx. See Write Cycle Description table for details.
 When a write cycle is detected, all I/Os are tri-stated, even during Byte Writes.

Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE. 7.



## Truth Table<sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE	zz	ADV/LD	WE	BWx	OE	CEN	CLK	DQ
NOP/WRITE ABORT (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tri-State
WRITE ABORT (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tri-State
IGNORE CLOCK EDGE (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	-
SLEEP MODE	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

## Partial Write Cycle Description<sup>[2, 3, 4, 9]</sup>

Function (CY7C1354C)	WE	BWd	BWc	BWb	BWa
Read	Н	X	Х	Х	X
Write –No bytes written	L	Н	Н	н	Н
Write Byte a – $(DQ_a \text{ and } DQP_a)$	L	Н	Н	Н	L
Write Byte b – $(DQ_b and DQP_b)$	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	L	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

## Partial Write Cycle Description<sup>[2, 3, 4, 9]</sup>

Function (CY7C1356C)	WE	BWb	BWa
Read	Н	х	х
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a)</sub>	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b)</sub>	L	L	Н
Write Both Bytes	L	L	L

Note:

9. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write will be done based on which byte write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1354C/CY7C1356C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but doesn't have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1354C/CY7C1356C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

#### **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the



TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(V_{SS})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted

through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.



PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass

#### **TAP Timing**

register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP AC Switching Characteristics Over the Operating Range<sup>[10, 11]</sup>

Parameter	Description	Min.	Max.	Unit
Clock		Ι	1	1
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Tim	es			
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	95			•
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Set-up to TCK Rise	5		ns
Hold Times				•
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

Notes:

10.  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register.


11. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  ns.



## 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


## 3.3V TAP AC Output Load Equivalent



## 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

## 2.5V TAP AC Output Load Equivalent



## **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}C < TA < +70^{\circ}C; V_{DD} = 3.3V \pm 0.165V \text{ unless otherwise noted})^{[12]}$ 

Parameter	Description	Test C	onditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, \text{ V}_{DDO}$	<sub>2</sub> = 3.3V	2.4		V
		$I_{OH} = -1.0 \text{ mA}, \text{ V}_{DDO}$	<sub>2</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = −100 μA	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
			$V_{DDQ} = 2.5V$		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	0.8	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA

## **Identification Register Definitions**

Instruction Field	CY7C1354C	CY7C1356C	Description
Revision Number (31:29)	000	000	Reserved for version number.
Cypress Device ID (28:12) <sup>[13]</sup>	01011001000100110	01011001000010110	Reserved for future use.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	Indicate the presence of an ID register.

#### Notes:

12. All voltages referenced to  $V_{SS}$  (GND). 13. Bit #24 is "1" in the Register Definitions for both 2.5V and 3.3V versions of this device.



## Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	69	69
Boundary Scan Order (165-ball FBGA package)	69	69

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



## Boundary Scan Exit Order (256K × 36)

Bit #	119-ball ID	165-ball ID	Bit #
1	K4	B6	44
2	H4	B7	45
3	M4	A7	46
4	F4	B8	47
5	B4	A8	48
6	G4	A9	49
7	C3	B10	50
8	B3	A10	51
9	D6	C11	
10	H7	E10	52
11	G6	F10	53
12	E6	G10	54
13	D7	D10	55
14	E7	D11	56
15	F6	E11	57
16	G7	F11	58
17	H6	G11	59
18	T7	H11	60
19	K7	J10	61
20	L6	K10	62
21	N6	L10	63
22	P7	M10	64
23	N7	J11	65
24	M6	K11	66
25	L7	L11	67
26	K6	M11	68
27	P6	N11	69
28	T4	R11	
29	A3	R10	
30	C5	P10	
31	B5	R9	
32	A5	P9	
33	C6	R8	
34	A6	P8	
35	P4	R6	
36	N4	P6	
37	R6	R4	
38	T5	P4	
39	Т3	R3	
40	R2	P3	
41	R3	R1	]
42	P2	N1	
			1

## Boundary Scan Exit Order (256K × 36) (continued)

Bit #	119-ball ID	165-ball ID
44	L2	K2
45	K1	J2
46	N2	M2
47	N1	M1
48	M2	L1
49	L1	K1
50	K2	J1
51	Not Bonded (Preset to 1)	Not Bonded (Preset to 1)
52	H1	G2
53	G2	F2
54	E2	E2
55	D1	D2
56	H2	G1
57	G1	F1
58	F2	E1
59	E1	D1
60	D2	C1
61	C2	B2
62	A2	A2
63	E4	A3
64	B2	B3
65	L3	B4
66	G3	A4
67	G5	A5
68	L5	B5
69	B6	A6

P1

L2

43



## Boundary Scan Exit Order (512K × 18)

## Boundary Scan Exit Order (512K × 18) (continued)

Bit #	119-ball ID	165-ball ID
1	K4	B6
2	H4	B7
3	M4	A7
4	F4	B8
5	B4	A8
6	G4	A9
7	C3	B10
8	B3	A10
9	T2	A11
10	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
11	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
12	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
13	D6	C11
14	E7	D11
15	F6	E11
16	G7	F11
17	H6	G11
18	T7	H11
19	K7	J10
20	L6	K10
21	N6	L10
22	P7	M10
23	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
24	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
25	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
26	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
27	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
28	T6	R11
29	A3	R10
30	C5	P10
31	B5	R9
32	A5	P9
33	C6	R8
34	A6	P8
35	P4	R6
36	N4	P6
37	R6	R4
38	T5	P4

Bit #	119-ball ID 165-ball II		
39	T3	R3	
40	R2	P3	
41	R3	R1	
42	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
43	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
44	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
45	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
46	P2	N1	
47	N1	M1	
48	M2	L1	
49	L1	K1	
50	K2	J1	
51	Not Bonded Not Bonde (Preset to 1) (Preset to		
52	H1	G2	
53	G2	F2	
54	E2	E2	
55	D1	D2	
56	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
57	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
58	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
59	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
60	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	
61	C2	B2	
62	A2	A2	
63	E4	A3	
64	B2	B3	
65	Not Bonded (Preset to 0	Not Bonded (Preset to 0)	
66	G3	Not Bonded (Preset to 0)	
67	Not Bonded (Preset to 0	A4	
68	L5	B5	
69	B6	A6	



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{DD}$ Relative to GND–0.5V to +4.6V
Supply Voltage on $V_{DDQ}$ Relative to GND–0.5V to +V_{DD}
DC to Outputs in Tri-State –0.5V to $V_{\mbox{DDQ}}$ + 0.5V

DC Input Voltage	-0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	-40°C to +85°C		to V <sub>DD</sub>

Electrical Characteristics Over the Operating Range<sup>[14, 15]</sup>

Parameter	Description	Test Conditi	ons	Min.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage			3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3V I/O		3.135	V <sub>DD</sub>	V
		for 2.5V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA		2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA			0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	for 3.3V I/O		2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[16]</sup>	for 3.3V I/O		-0.3	0.8	V
		for 2.5V I/O		-0.3	0.7	V
Ι <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μΑ	
	Input Current of MODE	Input = V <sub>SS</sub>	put = V <sub>SS</sub>			μΑ
	Input = V <sub>DD</sub>				5	μΑ
	Input Current of ZZ Input = V <sub>SS</sub>		-5		μΑ	
		Input = V <sub>DD</sub>		30	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disat	bled	-5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	4-ns cycle, 250 MHz		250	mA
		$f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz		220	mA
			6-ns cycle, 166 MHz		180	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4-ns cycle, 250 MHz		130	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5-ns cycle, 200 MHz		120	mA
			6-ns cycle, 166 MHz		110	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , f = 0	All speed grades		40	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4-ns cycle, 250 MHz		120	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3 V \text{ or } V_{IN} \ge V_{DDQ} - 0.3 V,$	5-ns cycle, 200 MHz		110	mA
		$f = f_{MAX} = 1/t_{CYC}$	6-ns cycle, 166 MHz		100	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	Max. V <sub>DD</sub> , Device Deselected, V <sub>IN</sub> $\geq$ V <sub>IH</sub> or V <sub>IN</sub> $\leq$ V <sub>IL</sub> , f = 0	All speed grades		40	mA

Notes:

14. Overshoot:  $V_{IL}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 15.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 16. Tested initially and after any design or process changes that may affect these parameters.



## Capacitance<sup>[16]</sup>


Parameter	Description	Test Conditions	100 TQFP Max.	119 BGA Max.	165 FBGA Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz,	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 3.3 V V_{DDQ} = 2.5 V$	5	5	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	]	5	7	7	pF


## Thermal Resistance<sup>[16]</sup>

Parameter	Description	Test Conditions	100 TQFP Max.	119 BGA Max.	165 FBGA Max.	Unit
$\Theta_{JA}$	· · · · · · · · · · · · · · · · · · ·	Test conditions follow standard test methods and procedures for	29.41	34.1	16.8	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA/JESD51.	6.13	14.0	3.0	°C/W

## **AC Test Loads and Waveforms**

#### 3.3V I/O Test Load







## Switching Characteristics Over the Operating Range [18, 19]

			250	-2	200	-166		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>Power</sub> <sup>[17]</sup>	$V_{CC}$ (typical) to the First Access Read or Write	1		1		1		ms
Clock								
t <sub>CYC</sub>	Clock Cycle Time	4.0		5		6		ns
F <sub>MAX</sub>	Maximum Operating Frequency		250		200		166	MHz
t <sub>CH</sub>	Clock HIGH	1.8		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.8		2.0		2.4		ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.8		3.2		3.5	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	1.25		1.5		1.5		ns
Output Times	•		•			•	•	
t <sub>co</sub>	Data Output Valid after CLK Rise		2.8		3.2		3.5	ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.8		3.2		3.5	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	1.25		1.5		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[20, 21, 22]</sup>	1.25	2.8	1.5	3.2	1.5	3.5	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	1.25		1.5		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[20, 21, 22]</sup>		2.8		3.2		3.5	ns
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[20, 21, 22]</sup>	0		0		0		ns
Set-up Times	· · · · ·							
t <sub>AS</sub>	Address Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>DS</sub>	Data Input Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>CENS</sub>	CEN Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>WES</sub>	$\overline{\text{WE}}$ , $\overline{\text{BW}}_{x}$ Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>ALS</sub>	ADV/LD Set-up before CLK Rise	1.4		1.5		1.5		ns
t <sub>CES</sub>	Chip Select Set-up	1.4		1.5		1.5		ns
Hold Times	· · · · ·							
t <sub>AH</sub>	Address Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>WEH</sub>	$\overline{\text{WE}}$ , $\overline{\text{BW}}_{x}$ Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>CEH</sub>	Chip Select Hold after CLK Rise	0.4		0.5		0.5		ns

Notes:

17. This part has a voltage regulator internally; t<sub>power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be initiated.


initiated.
18. Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V.
19. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
20. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
21. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
20. This parameters does not include the same system conditions.

22. This parameter is sampled and not 100% tested.



## **Switching Waveforms**

Read/Write Timing<sup>[23, 24, 25]</sup>



#### Notes:

23. For this waveform ZZ is tied low.


24. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

25. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



## Switching Waveforms (continued)

NOP,STALL and DESELECT Cycles<sup>[23, 24, 26]</sup>




#### Note:

26. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.



Switching Waveforms (continued)

ZZ Mode Timing<sup>[27, 28]</sup>



27. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device. 28. I/Os are in High-Z when exiting ZZ sleep mode.



## **Ordering Information**

# Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
166	CY7C1354C-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1356C-166AXC			
	CY7C1354C-166BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-166BGC			
	CY7C1354C-166BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1356C-166BGXC			
	CY7C1354C-166BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1356C-166BZC			
	CY7C1354C-166BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1356C-166BZXC			
	CY7C1354C-166AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1356C-166AXI			
	CY7C1354C-166BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-166BGI			
	CY7C1354C-166BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1356C-166BGXI			
	CY7C1354C-166BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1356C-166BZI			
	CY7C1354C-166BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1356C-166BZXI			
200	CY7C1354C-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1356C-200AXC			
	CY7C1354C-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-200BGC			
	CY7C1354C-200BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1356C-200BGXC			
	CY7C1354C-200BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1356C-200BZC			
	CY7C1354C-200BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1356C-200BZXC			
	CY7C1354C-200AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1356C-200AXI			
	CY7C1354C-200BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-200BGI			
	CY7C1354C-200BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1356C-200BGXI			
	CY7C1354C-200BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1356C-200BZI			
	CY7C1354C-200BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1356C-200BZXI			




## Ordering Information (continued)

# Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

250	CY7C1354C-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1356C-250AXC			
	CY7C1354C-250BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-250BGC			
	CY7C1354C-250BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1356C-250BGXC			
	CY7C1354C-250BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1356C-250BZC			
	CY7C1354C-250BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1356C-250BZXC			
	CY7C1354C-250AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1356C-250AXI			
	CY7C1354C-250BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-250BGI			
	CY7C1354C-250BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1356C-250BGXI			
	CY7C1354C-250BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1356C-250BZI			
	CY7C1354C-250BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Lead-Free	
	CY7C1356C-250BZXI			




## **Package Diagrams**





### 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) (51-85050)




## Package Diagrams (continued)








51-85115-\*B





## Package Diagrams (continued)



#### 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All product and company names mentioned in this document are the trademarks of their respective holders

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction of failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

	t Title: CY70 t Number: 3		1356C 9-MI	bit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	242032	See ECN	RKF	New data sheet
*A	278130	See ECN	RKF	Changed Boundary Scan order to match the B Rev of these devices Changed TQFP pkg to Lead-free TQFP in Ordering Information section Added comment of Lead-free BG and BZ packages availability
*В	284431	See ECN	VBL	Changed ISB1 and ISB3 from DC Characteristic table as follows ISB1: 225 mA-> 130 mA, 200 MHz -> 120 mA, 167 MHz -> 110 mA ISB3: 225 MHz -> 120 mA, 200 MHz -> 110 mA, 167 MHz -> 100 mA Add BG and BZ pkg lead-free part numbers to ordering info section
*C	320834	See ECN	PCI	Changed 225 MHz to 250 MHz Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Unshaded frequencies of 250, 200, 166 MHz in AC/DC Tables and Selection Guide Changed $\Theta_{JA}$ and $\Theta_{JC}$ for TQFP Package from 25 and 9 °C/W to 29.41 and 6.13 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for BGA Package from 25 and 6 °C/W to 34.1 and 14.0 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for FBGA Package from 27 and 6 °C/W to 16.8 and 3.0 °C/W respectively Modified $V_{OL}$ , $V_{OH}$ test conditions Added Lead-Free product information Updated Ordering Information Table Changed from Preliminary to Final
*D	351895	See ECN	PCI	Changed I <sub>SB2</sub> from 35 to 40 mA Updated Ordering Information Table
*E	377095	See ECN	PCI	Modified test condition in note# 15 from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$
*F	408298	See ECN	RXU	Changed address of Cypress Semiconductor Corporation on Page# 1 fron "3901 North First Street" to "198 Champion Court" Changed three-state to tri-state. Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Information table.
*G	501793	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.