

## Host-Controlled Multi-Chemistry Battery Charger With Low Input Power Detect

### FEATURES

- **NMOS-NMOS Synchronous Buck Converter with 600 kHz Frequency and >95% Efficiency**
- **30-ns Minimum Driver Dead-time and 99.5% Maximum Effective Duty Cycle**
- **High-Accuracy Voltage and Current Regulation**
  - **±0.5% Charge Voltage Accuracy**
  - **±3% Charge Current Accuracy**
  - **±3% Adapter Current Accuracy**
  - **±2% Input Current Sense Amp Accuracy**
- **Integration**
  - **Internal Loop Compensation**
  - **Internal Soft-Start**
- **Safety**
  - **Input Overvoltage Protection (OVP)**
  - **Dynamic Power Management (DPM) with Status Indicator**
  - **Reverse-Conduction Protection Input FET**
- **Supports Two, Three, or Four Li+ Cells**
- **5 – 24 V AC/DC-Adapter Operating Range**
- **Analog Inputs with Ratiometric Programming via Resistors or DAC/GPIO Host Control**
  - **Charge Voltage (4-4.512 V/cell)**
  - **Charge Current (up to 8 A, with 10-mΩ Sense Resistor)**
  - **Adapter Current Limit (DPM)**
- **Status and Monitoring Outputs**
  - **AC/DC Adapter Present with Programmable Voltage Threshold**
  - **DPM Loop Active**
  - **Current Drawn from Input Source**
- **Supports Any Battery Chemistry: Li+, NiCd, NiMH, Lead Acid, etc.**
- **Charge Enable**
- **10-μA Off-State Battery Current**
- **24-pin, 4x4-mm QFN Package**

### APPLICATIONS

- **Notebook and Ultra-Mobile Computers**
- **Portable Data-Capture Terminals**
- **Portable Printers**
- **Medical Diagnostics Equipment**
- **Battery Bay Chargers**
- **Battery Back-Up Systems**

### DESCRIPTION

The bq24705 is a high-efficiency, synchronous battery charger with integrated compensation and system power selector logic, offering low component count for space-constrained multi-chemistry battery charging applications. Charge current and voltage programming allows high regulation accuracies, and can be either hardwired with resistors, or programmed by the system power-management microcontroller using a DAC or GPIOs.

The bq24705 charges two, three, or four series Li+ cells, supporting up to 8 A of charge current, and is available in a 24-pin, 4x4-mm thin QFN package.




Figure 1. bq24705, 24 LD QFN, Top View




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## DESCRIPTION (CONTINUED)


The bq24705 features Dynamic Power Management (DPM) and input power limiting. These features reduce battery charge current when the input power limit is reached to avoid overloading the AC adapter when supplying the load and the battery charger simultaneously. A highly-accurate current-sense amplifier enables precise measurement of input current from the AC adapter to monitor the overall system power.



- (1) Pull-up rail could be either VREF or other system rail .
- (2) SRSET/ACSET could come from either DAC or resistor dividers .

$$V_{IN} = 20 \text{ V}, V_{BAT} = 3\text{-cell Li-Ion}, I_{CHARGE} = 3 \text{ A}, I_{ADAPTER\_LIMIT} = 4 \text{ A}$$

Figure 2. Typical System Schematic, Voltage and Current Programmed by DAC



- (1) Pull-up rail could be either VREF or other system rail .  
 (2) SRSET/ACSET could come from either DAC or resistor dividers.

A.  $V_{IN} = 20\text{ V}$ ,  $V_{BAT} = 3\text{-cell Li-Ion}$ ,  $I_{CHARGE} = 3\text{ A}$ ,  $I_{ADAPTER\_LIMIT} = 4\text{ A}$

**Figure 3. Typical System Schematic, Voltage and Current Programmed by Resistor**

### ORDERING INFORMATION

Part Number	Package	Ordering Number (Tape and Reel)	Quantity
bq24705	24-PIN 4 x 4 mm QFN	bq24705RGER	3000
		bq24705RGET	250

### PACKAGE THERMAL DATA

PACKAGE	$\theta_{JA}$	$T_A = 70^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$
QFN – RGE <sup>(1)(2)</sup>	39°C/W	2.36 W	0.028 W/°C

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).  
 (2) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a Cu pad on the board. This is connected to the ground plane by a 2x3 via matrix.

**Table 1. TERMINAL FUNCTIONS – 24-PIN QFN**

TERMINAL		DESCRIPTION
NAME	NO.	
PVCC	1	IC power positive supply. Connect to the common-source (diode-OR) point: source of high-side P-channel MOSFET and source of reverse-blocking power P-channel MOSFET. Place a 1- $\mu$ F ceramic capacitor from PVCC to PGND pin close to the IC.
$\overline{\text{CHGEN}}$	2	Charge enable active-low logic input. LO enables charge. HI disables charge.
ACN	3	Adapter current sense resistor, negative input. An optional 0.1- $\mu$ F ceramic capacitor is placed from ACN pin to AGND for common-mode filtering. An optional 0.1- $\mu$ F ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering.
ACP	4	Adapter current sense resistor, positive input. (See comments with ACN description)
ACDET	5	Adapter detected voltage set input. Program the adapter detect threshold by connecting a resistor divider from adapter input to ACDET pin to AGND pin. Adapter voltage is detected if ACDET-pin voltage is greater than 2.4 V. The $I_{\text{ADAPT}}$ current sense amplifier is active when the ACDET pin voltage is greater than 0.6 V. Input overvoltage, ACOV, disables charge and $\overline{\text{ACDRV}}$ when ACDET > 3.1 V. ACOV does not latch
ACSET	6	Adapter current set input. The voltage ratio of ACSET voltage versus VREF voltage programs the input current regulation set-point during Dynamic Power Management (DPM). Program by connecting a resistor divider from VREF to ACSET to AGND; or by connecting the output of an external DAC to the ACSET pin.
AGND	7	Analog ground. On PCB layout, connect to the analog ground plane, and only connect to PGND through the power pad underneath the IC.
VREF	8	3.3-V regulated voltage output. Place a 1- $\mu$ F ceramic capacitor from VREF to AGND pin close to the IC. This voltage could be used for ratiometric programming of voltage and current regulation.
VADJ	9	Charge voltage set input. The voltage ratio of VADJ voltage versus VREF voltage programs the battery voltage regulation set-point. Program by connecting a resistor divider from VREF to VADJ, to AGND; or, by connecting the output of an external DAC to VADJ. VADJ connected to REGN programs the default of 4.2 V per cell.
$\overline{\text{ACGOOD}}$	10	Valid adapter active-low detect logic open-drain output. Pulled low when input voltage is above ACDET programmed threshold, OR input current is greater than 1.25 A with 10-m $\Omega$ sense resistor. Connect a 10-k $\Omega$ pullup resistor from $\overline{\text{ACGOOD}}$ pin to pullup supply rail.
ISYNSET	11	Synchronous mode voltage set input. Place a resistor from ISYNSET to AGND to program the charge undercurrent threshold to force non-synchronous converter operation at low output current, and to prevent negative inductor current. Threshold should be set at greater than half of the maximum inductor ripple current (50% duty cycle).
IADAPT	12	Adapter current sense amplifier output. IADAPT voltage is 20 times the differential voltage across ACP-ACN. Place a 100-pF or less ceramic decoupling capacitor from IADAPT to AGND.
SRSET	13	Charge current set input. The voltage ratio of SRSET voltage versus VREF voltage programs the charge current regulation set-point. Program by connecting a resistor divider from VREF to SRSET to AGND; or by connecting the output of an external DAC to SRSET pin.
BAT	14	Battery voltage remote sense. Directly connect a kelvin sense trace from the battery pack positive terminal to the BAT pin to accurately sense the battery pack voltage. Place a 0.1- $\mu$ F capacitor from BAT to AGND close to the IC to filter high-frequency noise.
SRN	15	Charge current sense resistor, negative input. An optional 0.1- $\mu$ F ceramic capacitor is placed from SRN pin to AGND for common-mode filtering. An optional 0.1- $\mu$ F ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering.
SRP	16	Charge current sense resistor, positive input. (See comments for SRN.)
CELLS	17	2, 3 or 4 cells selection logic input. Logic low programs 3 cell. Logic high programs 4 cell. Floating programs 2 cell.
$\overline{\text{DPMDET}}$	18	Dynamic power management (DPM) input current loop active, open-drain output status. Logic low indicates input current is being limited by reducing the charge current. Connect 10-k $\Omega$ pullup resistor from $\overline{\text{DPMDET}}$ to VREF or a different pullup-supply rail.
PGND	19	Power ground. On PCB layout, connect directly to source of low-side power MOSFET, to ground connection of input and output capacitors of the charger. Only connect to AGND through the power pad underneath the IC.
LODRV	20	PWM low side driver output. Connect to the gate of the low-side power MOSFET with a short trace.
REGN	21	PWM low side driver positive 6-V supply output. Connect a 1- $\mu$ F ceramic capacitor from REGN to PGND, close to the IC. Use for high-side driver bootstrap voltage by connecting a small-signal Schottky diode from REGN to BTST.
PH	22	PWM high side driver negative supply. Connect to the phase switching node (junction of the low-side power MOSFET drain, high-side power MOSFET source, and output inductor). Connect the 0.1- $\mu$ F bootstrap capacitor from from PH to BTST.
HIDRV	23	PWM high side driver output. Connect to the gate of the high-side power MOSFET with a short trace.
BTST	24	PWM high side driver positive supply. Connect a 0.1- $\mu$ F bootstrap ceramic capacitor from BTST to PH. Connect a small bootstrap Schottky diode from REGN to BTST.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		VALUE	UNIT
Voltage range	PVCC, ACP, ACN, SRP, SRN, BAT	–0.3 to 30	V
	PH	–1 to 30	
	REGN, LODRV, VADJ, ACSET, SRSET, ACDET, ISYNSET, CHGEN, CELLS, ACGOOD, DPMDDET, IADAPT	–0.3 to 7	
	VREF	–0.3 to 3.6	
	BTST, HIDRV with respect to AGND and PGND	–0.3 to 36	
	AGND–PGND	–0.5 to 0.5	
Maximum difference voltage	ACP–ACN, SRP–SRN	7	V
Junction temperature range		–40 to 155	°C
Storage temperature range		–55 to 155	

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Voltage range	PH	–1		24	V
	PVCC, ACP, ACN, SRP, SRN, BAT	0		24	
	REGN, LODRV, VADJ	0		6.5	
	VREF	0		3.3	
	ACSET, SRSET, ACDET, ISYNSET, CHGEN, CELLS, ACGOOD, DPMDDET, IADAPT	0		5.5	
	BTST, HIDRV with respect to AGND and PGND	0		30	
	AGND, PGND	–0.3		0.3	
Maximum difference voltage: ACP–ACN, SRP–SRN				5.5	
Junction temperature range		–40		125	°C
Storage temperature range		–55		150	

**ELECTRICAL CHARACTERISTICS**

7.0 V ≤ V<sub>PVCC</sub> ≤ 24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OPERATING CONDITIONS</b>						
V <sub>PVCC_OP</sub>	PVCC Input voltage operating range		5		24	V
<b>CHARGE VOLTAGE REGULATION</b>						
V <sub>BAT_REG_RNG</sub>	BAT voltage regulation range	4V-4.512V per cell, times 2,3,4 cell	8		18	V
V <sub>ADJ_OP</sub>	VADJ voltage range		0		REGN	V
	Charge voltage regulation accuracy	8 V, 8.4 V, 9.024 V	-0.5%		0.5%	
		12 V, 12.6 V, 13.536 V	-0.5%		0.5%	
		16 V, 16.8 V, 18.048 V	-0.5%		0.5%	
	Charge voltage regulation set to default to 4.2 V per cell	VADJ connected to REGN, 8.4 V, 12.6 V, 16.8 V	-0.5%		0.5%	
<b>CHARGE CURRENT REGULATION</b>						
V <sub>IREG_CHG</sub>	Charge current regulation differential voltage range	V <sub>IREG_CHG</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>	0		100	mV
V <sub>SRSET_OP</sub>	SRSET voltage range		0		VDAC	V
	Charge current regulation accuracy	V <sub>IREG_CHG</sub> = 40–100 mV	-3%		3%	
		V <sub>IREG_CHG</sub> = 20 mV	-5%		5%	
		V <sub>IREG_CHG</sub> = 5 mV	-25%		25%	
		V <sub>IREG_CHG</sub> = 1.5 mV	-33%		33%	
<b>INPUT CURRENT REGULATION</b>						
V <sub>IREG_DPM</sub>	Adapter current regulation differential voltage range	V <sub>IREG_DPM</sub> = V <sub>ACP</sub> - V <sub>ACN</sub>	0		200	mV
V <sub>ACSET_OP</sub>	ACSET voltage range		0		2	V
	Input current regulation accuracy	V <sub>IREG_DPM</sub> = 40–100 mV	-3%		3%	
		V <sub>IREG_DPM</sub> = 20 mV	-5%		5%	
		V <sub>IREG_DPM</sub> = 5 mV	-25%		25%	
		V <sub>IREG_DPM</sub> = 1.5 mV	-33%		33%	
<b>VREF REGULATOR</b>						
V <sub>VREF_REG</sub>	VREF regulator voltage	V <sub>ACDET</sub> > 0.6 V, 0-30 mA	3.267	3.3	3.333	V
I <sub>VREF_LIM</sub>	VREF current limit	V <sub>VREF</sub> = 0 V, V <sub>ACDET</sub> > 0.6 V	35		75	mA
<b>REGN REGULATOR</b>						
V <sub>REGN_REG</sub>	REGN regulator voltage	V <sub>ACDET</sub> > 0.6 V, 0-75 mA, PVCC > 10 V	5.6	5.9	6.2	V
I <sub>REGN_LIM</sub>	REGN current limit	V <sub>REGN</sub> = 0 V, V <sub>ACDET</sub> > 0.6 V	90		135	mA
<b>ADAPTER CURRENT SENSE AMPLIFIER</b>						
V <sub>ACP/N_OP</sub>	Input common mode range	Voltage on ACP/SRN	0		24	V
V <sub>IADAPT</sub>	IADAPT output voltage range		0		2	V
I <sub>IADAPT</sub>	IADAPT output current		0		1	mA
A <sub>IADAPT</sub>	Current sense amplifier voltage gain	A <sub>IADAPT</sub> = V <sub>IADAPT</sub> / V <sub>IREG_DPM</sub>		20		V/V
	Adapter current sense accuracy	V <sub>IREG_DPM</sub> = 40–100 mV	-2%		2%	
		V <sub>IREG_DPM</sub> = 20 mV	-3%		3%	
		V <sub>IREG_DPM</sub> = 5 mV	-25%		25%	
		V <sub>IREG_DPM</sub> = 1.5 mV	-30%		30%	
I <sub>IADAPT_LIM</sub>	Output current limit	V <sub>IADAPT</sub> = 0 V	1			mA
C <sub>IADAPT_MAX</sub>	Maximum output load capacitance	For stability with 0 mA to 1 mA load			100	pF

**ELECTRICAL CHARACTERISTICS (continued)**

7.0 V ≤ V<sub>PVCC</sub> ≤ 24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ACDET COMPARATOR</b>						
V <sub>PVCC-BAT_OP</sub>	Differential Voltage from PVCC to BAT		-20		24	V
V <sub>ACDET_CHG</sub>	ACDET adapter-detect rising threshold	Min voltage to enable charging, V <sub>ACDET</sub> rising	2.376	2.40	2.424	V
V <sub>ACDET_CHG_HYS</sub>	ACDET falling hysteresis	V <sub>ACDET</sub> falling		40		mV
	ACDET rising deglitch <sup>(1)</sup>	V <sub>ACDET</sub> rising	6.4	8	9.6	ms
	Charge Enable after ACDET rising		518	700	908	ms
	ACDET falling deglitch	V <sub>ACDET</sub> falling		10		μs
V <sub>ACDET_BIAS</sub>	ACDET enable-bias rising threshold	Min voltage to enable all bias, V <sub>ACDET</sub> rising	0.56	0.62	0.68	V
V <sub>ACDET_BIAS_HYS</sub>	Adapter present falling hysteresis	V <sub>ACDET</sub> falling		20		mV
	ACDET rising deglitch <sup>(1)</sup>	V <sub>ACDET</sub> rising		10		μs
	ACDET falling deglitch	V <sub>ACDET</sub> falling		10		
<b>OPEN-DRAIN LOGIC OUTPUT PIN CHARACTERISTICS (ACGOOD)</b>						
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink Current = 4 mA			0.5	V
	Delay, $\overline{\text{ACGOOD}}$ falling		6.4	8	9.6	ms
	Delay, $\overline{\text{ACGOOD}}$ rising			10		μs
<b>INPUT OVERVOLTAGE COMPARATOR (ACOV)</b>						
V <sub>ACOV</sub>	AC Overvoltage rising threshold on ACDET (See ACDET in <a href="#">Terminal Functions</a> )		3.007	3.1	3.193	V
V <sub>ACOV_HYS</sub>	AC Overvoltage rising deglitch			1.3		ms
	AC Overvoltage falling deglitch			1.3		
<b>AC CURRENT DETECT COMPARATOR (INPUT UNDER_CURRENT)</b>						
V <sub>ACIDET</sub>	Adapter current detect rising threshold	V <sub>ACI</sub> = I <sub>AC</sub> × R <sub>AC</sub> × 20, falling edge	200	250	300	mV
V <sub>ACIDET_HYS</sub>	Adapter current detect hysteresis	Rising edge		50		mV
<b>PVCC / BAT COMPARATOR (REVERSE DISCHARGING PROTECTION)</b>						
V <sub>PVCC-BAT_FALL</sub>	PVCC to BAT falling threshold	V <sub>PVCC</sub> – V <sub>BAT</sub> to turn off ACFET	140	185	240	mV
V <sub>PVCC-BAT_HYS</sub>	PVCC to BAT hysteresis			50		mV
	PVCC to BAT Rising Deglitch	V <sub>PVCC</sub> – V <sub>BAT</sub> > V <sub>PVCC-BAT_RISE</sub>		10		μs
	PVCC to BAT Falling Deglitch	V <sub>PVCC</sub> – V <sub>BAT</sub> < V <sub>PVCC-BAT_FALL</sub>		6		
<b>INPUT UNDERVOLTAGE LOCK-OUT COMPARATOR (UVLO)</b>						
UVLO	AC Undervoltage rising threshold	Measure on PVCC	3.5	4	4.5	V
V <sub>UVLO_HYS</sub>	AC Undervoltage hysteresis, falling			260		mV
<b>BAT OVERVOLTAGE COMPARATOR</b>						
V <sub>OV_RISE</sub>	Overvoltage rising threshold <sup>(1)</sup>	As percentage of V <sub>BAT_REG</sub>		104%		
V <sub>OV_FALL</sub>	Overvoltage falling threshold <sup>(1)</sup>			102%		
<b>CHARGE OVERCURRENT COMPARATOR</b>						
V <sub>OC</sub>	Charge overcurrent falling threshold	As percentage of I <sub>REG_CHG</sub>		145%		mV
	Minimum Current Limit (SRP-SRN)			50		
<b>THERMAL SHUTDOWN COMPARATOR</b>						
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature Increasing		155		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis, falling			20		
<b>PWM HIGH SIDE DRIVER (HIDRV)</b>						
R <sub>DS_HI_ON</sub>	High side driver turn-on resistance	V <sub>BTST</sub> – V <sub>PH</sub> = 5.5 V, tested at 100 mA		3	6	Ω
R <sub>DS_HI_OFF</sub>	High side driver turn-off resistance	V <sub>BTST</sub> – V <sub>PH</sub> = 5.5 V, tested at 100 mA		0.7	1.4	

(1) Specified by design.

**ELECTRICAL CHARACTERISTICS (continued)**7.0 V ≤ V<sub>PVCC</sub> ≤ 24 V, 0°C < T<sub>J</sub> < +125°C, typical values are at T<sub>A</sub> = 25°C, with respect to AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold voltage	V <sub>BTST</sub> – V <sub>PH</sub> when low side refresh pulse is requested	4			V
<b>PWM LOW SIDE DRIVER (LODRV)</b>						
R <sub>DS_LO_ON</sub>	Low side driver turn-on resistance	REGN = 6 V, tested at 100 mA		3	6	Ω
R <sub>DS_LO_OFF</sub>	Low side driver turn-off resistance	REGN = 6 V, tested at 100 mA		0.6	1.2	
<b>PWM DRIVERS TIMING</b>						
	Driver Dead Time — Dead time when switching between LODRV and HIDRV. No load at LODRV and HIDRV		30			ns
<b>PWM OSCILLATOR</b>						
F <sub>SW</sub>	PWM switching frequency		480	600	720	kHz
V <sub>RAMP_HEIGHT</sub>	PWM ramp height	As percentage of PVCC		6.6		%PVCC
<b>QUIESCENT CURRENT</b>						
I <sub>OFF_STATE</sub>	Total off-state battery current from SRP, SRN, BAT, VCC, BTST, PH, etc.	V <sub>BAT</sub> = 16.8 V, V <sub>ACDET</sub> < 0.6 V, V <sub>PVCC</sub> > 5 V, T <sub>J</sub> = 85°C		7	10	μA
		V <sub>BAT</sub> = 16.8 V, V <sub>ACDET</sub> < 0.6 V, V <sub>PVCC</sub> > 5 V, T <sub>J</sub> = 125°C		7	11	
I <sub>AC</sub>	Adapter quiescent current	V <sub>PVCC</sub> = 20 V, charge disabled		2.8	4	mA
I <sub>AC_SWITCH</sub>	Adapter switching quiescent current	V <sub>PVCC</sub> = 20 V, Charge enabled, converter running, total gate charge = 2 × 10 nC		25		mA
<b>INTERNAL SOFT START (8 steps to regulation current)</b>						
	Soft start steps			8		step
	Soft start step time			1.7		ms
<b>CHARGER SECTION POWER-UP SEQUENCING</b>						
	Charge-enable delay after power-up	Delay from when adapter is detected to when the charger is allowed to turn on	518	700	908	ms
<b>ISYNSET AMPLIFIER AND COMPARATOR (SYNCHRONOUS TO NON-SYNCHRONOUS TRANSITION)</b>						
	Accuracy	5 mV	–20%		20%	
A <sub>ISYNSET</sub>	Gain	ISYNSET amplifier gain		250		V/I
V <sub>ISYNSET</sub>	ISYNSET pin voltage			1		V
	ISYNSET rising deglitch			20		μs
	ISYNSET falling deglitch			640		μs
<b>LOGIC IO PIN CHARACTERISTICS (CHGEN)</b>						
V <sub>IN_LO</sub>	Input low threshold voltage				0.8	V
V <sub>IN_HI</sub>	Input high threshold voltage		2.1			
V <sub>BIAS</sub>	Input bias current	V <sub>CHGEN</sub> = 0 to V <sub>REGN</sub>			1	μA
<b>LOGIC INPUT PIN CHARACTERISTICS (CELLS)</b>						
V <sub>IN_LO</sub>	Input low threshold voltage, 3 cells	CELLS voltage falling edge			0.5	V
V <sub>IN_MID</sub>	Input mid threshold voltage, 2 cells	CELLS voltage rising for MIN, CELLS voltage falling for MAX	0.8		1.8	
V <sub>IN_HI</sub>	Input high threshold voltage, 4 cells	CELLS voltage rising	2.5			
I <sub>BIAS_FLOAT</sub>	Input bias float current for 2-cell selection	V = 0 to V <sub>REGN</sub>	–1		1	μA
<b>OPEN-DRAIN LOGIC OUTPUT PIN CHARACTERISTICS (DPMDET)</b>						
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink Current = 5 mA			0.5	V
	Delay, rising/falling			10		ms



## TYPICAL CHARACTERISTICS

Table of Graphs<sup>(1)</sup>

Y	X	Figure
VREF Load and Line Regulation	vs Load Current	Figure 4
REGN Load and Line Regulation	vs Load Current	Figure 5
BAT Voltage	vs VADJ/VREF Ratio	Figure 6
Charge Current	vs SRSET/VREF Ratio	Figure 7
Input Current	vs ACSET/VREF Ratio	Figure 8
BAT Voltage Regulation Accuracy	vs Charge Current	Figure 9
BAT Voltage Regulation Accuracy		Figure 10
Charge Current Regulation Accuracy		Figure 11
Input Current Regulation (DPM) Accuracy		Figure 12
V <sub>IADAPT</sub> Input Current Sense Amplifier Accuracy		Figure 13
Input Regulation Current (DPM), and Charge Current	vs System Current	Figure 14
Transient System Load (DPM) Response		Figure 15
Charge Current Regulation	vs BAT Voltage	Figure 16
Efficiency	vs Battery Charge Current	Figure 17
Battery Removal (from Constant Current Mode)		Figure 18
REF and REGN Startup		Figure 19
Charger on Adapter Removal		Figure 20
Charge Enable / Disable and Current Soft-Start		Figure 21
Nonsynchronous to Synchronous Transition		Figure 22
Synchronous to Nonsynchronous Transition		Figure 23
Near 100% Duty Cycle Bootstrap Recharge Pulse		Figure 24
Battery Shorted Charger Response, Over Current Protection (OCP) and Charge Current Regulation		Figure 25
Continuous Conduction Mode (CCM) Switching Waveforms		Figure 26
Discontinuous Conduction Mode (DCM) Switching Waveforms		Figure 27
DPMD <sub>ET</sub> Response with Transient System Load		Figure 28

(1) Test results based on Figure 3 application schematic.  $V_{IN} = 20\text{ V}$ ,  $V_{BAT} = 3\text{-cell Li-Ion}$ ,  $I_{CHG} = 3\text{ A}$ ,  $I_{ADAPTER\_LIMIT} = 4\text{ A}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise specified.




Figure 4.




Figure 5.

**BAT VOLTAGE  
VS  
VADJ/VREF RATIO**




Figure 6.

**CHARGE CURRENT  
VS  
SRSET/VREF RATIO**




Figure 7.

**INPUT CURRENT  
VS  
ACSET/VREF RATIO**




Figure 8.

**BAT VOLTAGE REGULATION ACCURACY  
VS  
CHARGE CURRENT**




Figure 9.

**BAT VOLTAGE REGULATION ACCURACY**




Figure 10.

**CHARGE CURRENT REGULATION ACCURACY**




Figure 11.

INPUT CURRENT REGULATION (DPM) ACCURACY




Figure 12.

V<sub>IADAPT</sub> INPUT CURRENT SENSE AMPLIFIER ACCURACY




Figure 13.

INPUT REGULATION CURRENT (DPM), AND CHARGE CURRENT VS SYSTEM CURRENT




Figure 14.

TRANSIENT SYSTEM LOAD (DPM) RESPONSE




Figure 15.

CHARGE CURRENT REGULATION VS BAT VOLTAGE




Figure 16.

EFFICIENCY VS BATTERY CHARGE CURRENT





Figure 17.


**BATTERY REMOVAL**



t - Time = 5 ms/div

**Figure 18.**


**REF AND REGN STARTUP**



t - Time = 2 ms/div

**Figure 19.**


**CHARGER ON ADAPTER REMOVAL**



t - Time = 200 μs/div

**Figure 20.**


**CHARGE ENABLE / DISABLE AND CURRENT SOFT-START**



t - Time = 4 ms/div

**Figure 21.**


**NONSYNCHRONOUS TO SYNCHRONOUS TRANSITION**



t - Time = 1 μs/div

**Figure 22.**


**SYNCHRONOUS TO NONSYNCHRONOUS TRANSITION**



t - Time = 1 μs/div

**Figure 23.**


**NEAR 100% DUTY CYCLE BOOTSTRAP RECHARGE PULSE**



t - Time = 4 ms/div

**Figure 24.**


**BATTERY SHORTED CHARGER RESPONSE, OVERCURRENT PROTECTION (OCP) AND CHARGE CURRENT REGULATION**



t - Time = 400 μs/div

**Figure 25.**


**CONTINUOUS CONDUCTION MODE (CCM) SWITCHING WAVEFORMS**



t - Time = 400 ns/div

**Figure 26.**


**DISCONTINUOUS CONDUCTION MODE (DCM) SWITCHING WAVEFORMS**



t - Time = 400 ns/div

**Figure 27.**


**DPMDT RESPONSE WITH TRANSIENT SYSTEM LOAD**



t - Time = 20 ms/div

**Figure 28.**

FUNCTIONAL BLOCK DIAGRAM



## DETAILED DESCRIPTION

### BATTERY VOLTAGE REGULATION

The bq24705 uses a high-accuracy voltage regulator for charging voltage. The internal default battery voltage setting  $V_{BATT} = 4.2 \text{ V} \times \text{cell count}$ . The regulation voltage is ratio-metric with respect to VREF. The ratio of VADJ and VREF provides extra 12.5% adjust range on  $V_{BATT}$  regulation voltage. By limiting the adjust range to 12.5% of the regulation voltage, the external resistor mismatch error is reduced from  $\pm 1\%$  to  $\pm 0.1\%$ . Therefore, an overall voltage accuracy as good as 0.5% is maintained, while using 1% mis-match resistors. Ratio-metric conversion also allows compatibility with D/As or microcontrollers ( $\mu\text{C}$ ). The battery voltage is programmed through VADJ and VREF using [Equation 1](#).

$$V_{BATT} = \text{cell count} \times \left[ 4\text{V} + \left( 0.5 \times \frac{V_{VADJ}}{V_{REF}} \right) \right] \quad (1)$$

VADJ is set between 0 and VREF.  $V_{BATT}$  defaults to  $4.2 \text{ V} \times \text{cell count}$  when VADJ is connected to REGN.

CELLS pin is the logic input for selecting cell count. Connect CELLS to charge 2,3, or 4 Li+ cells. When charging other cell chemistries, use CELLS to select an output voltage range for the charger.

CELLS	CELL COUNT
Float	2
AGND	3
VREF	4

The per-cell battery termination voltage is function of the battery chemistry. Consult the battery manufacturer to determine this voltage.

The BAT pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, or directly on the output capacitor. A 0.1- $\mu\text{F}$  ceramic capacitor from BAT to AGND is recommended to be as close to the BAT pin as possible to decouple high frequency noise.

### BATTERY CURRENT REGULATION

The SRSET input sets the maximum charging current. Battery current is sensed by resistor  $R_{SR}$  connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 100 mV. Thus, for a 0.010  $\Omega$  sense resistor, the maximum charging current is 10 A. SRSET is ratio-metric with respect to VREF using [Equation 2](#):

$$I_{CHARGE} = \frac{V_{SRSET}}{V_{REF}} \times \frac{0.10}{R_{SR}} \quad (2)$$

The input voltage range of SRSET is between 0 and VREF, up to 3.3 V.

The SRP and SRN pins are used to sense across  $R_{SR}$  with default value of 10 m $\Omega$ . However, resistors of other values can also be used. A larger the sense resistor, gives a larger sense voltage, and a higher regulation accuracy, but at the expense of higher conduction loss.

### INPUT ADAPTER CURRENT REGULATION

The total input from an AC adapter or other DC sources is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without Dynamic Power Management (DPM), the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the input current regulator reduces the charging current when the input current exceeds the input current limit set by ACSET. The current capability of the AC adapter can be lowered, which may reduce the system cost.

Similar to setting battery regulation current, adapter current is sensed by resistor  $R_{AC}$  connected between ACP and ACN. The maximum value is set by ACSET, which is a ratio-metric with respect to VREF, using [Equation 3](#).

$$I_{\text{ADAPTER}} = \frac{V_{\text{ACSET}}}{V_{\text{VREF}}} \times \frac{0.10}{R_{\text{AC}}} \quad (3)$$

The input voltage range of ACSET is between 0 and VREF, up to 3.3 V.

The ACP and ACN pins are used to sense  $R_{\text{AC}}$  with default value of 10mΩ. However, resistors of other values can also be used. A larger the sense resistor, gives a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss.

## ADAPTER DETECT AND POWER UP

An external resistor voltage divider attenuates the adapter voltage before it goes to ACDET. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage, and lower than the minimum allowed adapter voltage. The ACDET divider should be placed before the ACFET in order to sense the true adapter input voltage whether the ACFET is on or off. Before the adapter is detected, BATFET stays on and ACFET turns off.

If PVCC is below 5 V, the device is disabled, and both ACFET and BATFET turn off.

If ACDET is below 0.6 V but PVCC is above 5 V, part of the bias is enabled, including a crude bandgap reference, ACFET drive and BATFET drive. IADAPT is disabled and pulled down to GND. The total quiescent current is less than 10 μA.

Once ACDET rises above 0.6 V and PVCC is above 5 V, all the bias circuits are enabled and REGN output goes to 6 V and VREF goes to 3.3 V. IADAPT becomes valid to proportionally reflect the adapter current.

When ACDET rises and passes 2.4 V, a valid AC adapter is present. 500 ms later, the following occurs:

- $\overline{\text{ACGOOD}}$  becomes high through external pull-up resistor to the host digital voltage rail;
- Charger turns on if all the conditions are satisfied and STAT becomes valid. (see *Enable and Disable Charging*)

## ENABLE AND DISABLE CHARGING

The following conditions must be valid before a charge is enabled:

- $\overline{\text{CHGEN}}$  is LOW;
- Adapter is detected;
- Adapter is higher than PVCC-BAT threshold;
- Adapter is not over voltage;
- 500 ms delay is complete after adapter detected;
- REGNGOOD and VREFGOOD are valid;
- Thermal Shut (TSHUT) is not valid;

One of the following conditions will stop on-going charging:

- $\overline{\text{CHGEN}}$  is HIGH;
- Adapter is removed;
- Adapter is less than 250 mV above battery;
- Adapter is over voltage;
- Adapter is over current;
- TSHUT IC temperature threshold is reached (145°C on rising-edge with 15°C hysteresis).

## AUTOMATIC INTERNAL SOFT-START CHARGER CURRENT

The charger automatically soft-starts the charger regulation current every time the charger is enabled to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into 8 evenly divided steps up to the programmed charge current. Each step lasts around 1ms, for a typical rise time of 8 ms. No external components are needed for this function.



## CONVERTER OPERATION

The synchronous buck PWM converter uses a fixed frequency (600 kHz) voltage mode with feed-forward control scheme. A type III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected to give a resonant frequency of 8–12.5 kHz nominal.

$$f_o = \frac{1}{2\pi\sqrt{L_o C_o}}$$

Where resonant frequency,  $f_o$ , is given by:

- $C_o = C_{11} + C_{12}$
- $L_o = L_1$

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty-cycle of the converter. The ramp height is one-fifteenth of the input adapter voltage making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 250 mV in order to allow zero percent duty-cycle, when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the saw-tooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate drive logic allows achieving 99.98% duty-cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4 V for more than 3 cycles, then the high-side n-channel power MOSFET is turned off and the low-side n-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below the 4 V, and the reset pulse is reissued.

The 600 kHz fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. The charge current sense resistor  $R_{SR}$  should be placed with at least half or more of the total output capacitance placed before the sense resistor contacting both sense resistor and the output inductor; and the other half or remaining capacitance placed after the sense resistor. The output capacitance should be divided and placed onto both sides of the charge current sense resistor. A ratio of 50:50 percent gives the best performance; but the node in which the output inductor and sense resistor connect should have a minimum of 50% of the total capacitance. This capacitance provides sufficient filtering to remove the switching noise and give better current sense accuracy. The type III compensation provides phase boost near the cross-over frequency, giving sufficient phase margin.

## SYNCHRONOUS AND NON-SYNCHRONOUS OPERATION

The charger operates in non-synchronous mode when the sensed charge current is below the ISYNSET value. Otherwise, the charger operates in synchronous mode.

During synchronous mode, the low-side n-channel power MOSFET is on, when the high-side n-channel power MOSFET is off. The internal gate drive logic ensures there is break-before-make switching to prevent shoot-through currents. During the 30ns dead time where both FETs are off, the back-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn-on keeps the power dissipation low, and allows safely charging at high currents. During synchronous mode the inductor current is always flowing and operates in Continuous Conduction Mode (CCM), creating a fixed two-pole system.

During non-synchronous operation, after the high-side n-channel power MOSFET turns off, and after the break-before-make dead-time, the low-side n-channel power MOSFET will turn-on for around 80ns, then the low-side power MOSFET will turn-off and stay off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The 80ns low-side MOSFET on-time is required to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular dc-dc converters, there is a battery load that maintains a voltage and can both source and sink current. The 80-ns low-side pulse pulls the PH node (connection between high and low-side MOSFET) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from occurring. The inductor current is blocked by the off low-side MOSFET, and the inductor current will become discontinuous. This mode is called Discontinuous Conduction Mode (DCM).

During the DCM mode the loop response automatically changes and has a single pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at low currents the loop response is slower, as there is less sinking current available to discharge the output voltage. At low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 80 ns recharge pulse. The charge should be low enough to be absorbed by the input capacitance.

When the converter goes into 0% duty-cycle mode, and  $BTST - PH < 4$  V, the 80-ns recharge pulse occurs on LODRV, the high-side MOSFET does not turn on. The low-side MOSFET does not turn on (no 80-ns recharge pulse), and there is no discharge from the battery.

### ISYNSET CONTROL (CHARGE UNDERCURRENT)

In bq24705, ISYN is internally set as the charge current threshold at which the charger changes from non-synchronous operation into synchronous operation. The low side driver turns on for only 80 ns to charge the boost cap. This is important to prevent negative inductor current, which may cause a boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors. This can lead to an overvoltage on the PVCC node and potentially cause some damage to the system. This programmable value allows setting the current threshold for any inductor current ripple, and avoiding negative inductor current. The minimum synchronous threshold should be set from 1/2 the inductor current ripple to the full ripple current, where the inductor current ripple is given by:

$$\frac{I_{RIPPLE\_MAX}}{2} \leq I_{SYN} \leq I_{RIPPLE\_MAX}$$

$$I_{RIPPLE\_MAX} = \frac{(V_{IN\_MAX} - V_{BAT\_MIN}) \times \left(\frac{V_{BAT\_MIN}}{V_{IN\_MAX}}\right) \times \left(\frac{1}{f_S}\right)}{L_{MIN}} \quad (4)$$

where:

- $V_{IN\_MAX}$ : maximum adapter voltage
- $V_{BAT\_MIN}$ : minimum BAT voltage
- $f_S$ : switching frequency
- $L_{MIN}$ : minimum output inductor

The ISYNSET comparator, or charge undercurrent comparator, compares the voltage between SRP-BAT and internal threshold on the cycle-to-cycle base. The threshold is set to 13 mV on the falling edge with 8 mV hysteresis on the rising edge with 10% variation.

### HIGH ACCURACY IADAPT USING CURRENT SENSE AMPLIFIER (CSA)

An industry standard, high accuracy current sense amplifier (CSA) is used to monitor the input current by the host or some discrete logic through the analog voltage output of the IADAPT pin. The CSA amplifies the input sensed voltage of ACP – ACN by 20x through the IADAPT pin. The IADAPT output is a voltage source 20 times the input differential voltage. Once PVCC is above 5 V and ACDET is above 0.6V, IADAPT no longer stays at ground, but becomes active. If the user wants to lower the voltage, they could use a resistor divider from IOUT to AGND, and still achieve accuracy over temperature as the resistors can be matched their thermal coefficients.

A 200-pF capacitor connected on the output is recommended for decoupling high-frequency noise. An additional RC filter is optional, after the 200-pF capacitor, if additional filtering is desired. Note that adding filtering also adds additional response delay.

### INPUT OVERVOLTAGE PROTECTION (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. The controller enters ACOV when ACDET > 3.1 V. Charge is disabled, the adapter is disconnected from the system by turning off  $\overline{ACDRV}$ , and the battery is connected to the system by turning on  $\overline{BATDRV}$ . ACOV is not latched—normal operation resumes when the ACDET voltage returns below 3.1 V. ACOV threshold is 130% of the adapter-detect threshold.

## INPUT UNDERVOLTAGE LOCK OUT (UVLO)

The system must have a minimum 5V PVCC voltage to allow proper operation. This PVCC voltage could come from either input adapter or battery, using a diode-OR input. When the PVCC voltage is below 5 V the bias circuits REGN and VREF stay inactive, even with ACDET above 0.6 V.

## BATTERY OVERVOLTAGE PROTECTION

The converter stops switching when BAT voltage goes above 104% of the regulation voltage. The converter will not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage. This allows one-cycle response to an overvoltage condition, such as when the load is removed or the battery is disconnected. A 10-mA current sink from BAT to PGND is on only during charge, and allows discharging the stored output-inductor energy into the output capacitors.

## CHARGE OVERCURRENT PROTECTION

The charger has a secondary overcurrent protection. It monitors the charge current, and prevents the current from exceeding 145% of regulated charge current. The high-side gate drive turns off when the overcurrent is detected, and automatically resumes when the current falls below the overcurrent threshold.

## THERMAL SHUTDOWN PROTECTION

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 145°C. The charger stays off until the junction temperature falls below 130°C.

## Status Outputs ( $\overline{\text{ACGOOD}}$ , $\overline{\text{DPMDET}}$ )

Two status outputs are available, and they all require external pull up resistors to pull the pins to system digital rail for a high level.

$\overline{\text{ACGOOD}}$  open-drain output goes low under either of the two conditions:

1. ACDET is above 2.4 V
2. Adapter current is above 1.25 A using a 10-m $\Omega$  sense resistor (IADAPT voltage above 250 mV). Internally, the AC current detect comparator looks between IADAPT and an internal 250-mV threshold. It indicates a good adapter is connected because of valid voltage or current.

STAT open-drain output goes low when charging. A high level on STAT indicates the charger is not charging; therefore, either,  $\overline{\text{CHGEN}}$  pin is not low, or the charger is not able to charge because input voltage is still powering up and the 700-ms delay has not finished, or because of a fault condition such as overcurrent, input over voltage, or TSHUT overtemperature.

$\overline{\text{DPMDET}}$  open-drain output goes low when the DPM loop is active to reduce the battery charge current (after a 10-ms delay).


**Table 2. Component List for Typical System Circuit of Figure 2**

PART DESIGNATOR	QTY	DESCRIPTION
Q1, Q2, Q3	3	P-channel MOSFET, -30V,-6A, SO-8, Vishay-Siliconix, Si4435
Q4, Q2	2	N-channel MOSFET, 30V, 12.5A, SO-8, Fairchild, FDS6680A
D1	1	Diode, Dual Schottky, 30V, 200mA, SOT23, Fairchild, BAT54C
R <sub>AC</sub> , R <sub>SR</sub>	2	Sense Resistor, 10 mΩ, 1%, 1W, 2010, Vishay-Dale, WSL2010R0100F
L1	1	Inductor, 10μH, 7A, 31mΩ, Vishay-Dale, IHLP5050FD-01
C6, C7, C11, C12	5	Capacitor, Ceramic, 10μF, 35V, 20%, X5R, 1206, Panasonic, ECJ-3YB1E106M
C1, C4, C10	3	Capacitor, Ceramic, 1μF, 25V, 10%, X7R, 2012, TDK, C2012X7R1E105K
C2, C3, C8, C9, C13, C14, C15	7	Capacitor, Ceramic, 0.1μF, 50V, 10%, X7R, 0805, Kemet, C0805C104K5RACTU
R3, R4	4	Resistor, Chip, 10 kΩ, 1/16W, 5%, 0402
R1	1	Resistor, Chip, 432 kΩ, 1/16W, 1%, 0402
R2	1	Resistor, Chip, 66.5 kΩ, 1/16W, 1%, 0402
R5	1	Resistor, Chip, 4 Ω, 1/2W, 1%, 1210
R6	1	Resistor, Chip, 33 kΩ, 1/16W, 1%, 0402

**APPLICATION INFORMATION**

**Input Capacitance Calculation**

During the adapter hot plug-in, the  $\overline{\text{ACDRV}}$  has not been enabled. The AC switch is off and the simplified equivalent circuit of the input is shown in Figure 29.



- A.  $R_i$  and  $L_i$  are the equivalent input inductance and resistance.  $C_1$  and  $C_8$  are the input capacitance.


**Figure 29. Simplified Equivalent Circuit During Adapter Insertion**

The voltage on the input capacitor(s) is given by:


$$V_C(t) = V_C(0) + \frac{V_i \cdot \omega}{Z_0 \cdot C_i \cdot \omega_0^2} + \frac{V_i}{Z_0 \cdot C_i \cdot \omega_0^2} e^{-\frac{R_i}{2L_i}t} \left( -\frac{R_i}{2L_i} \sin \omega t - \omega \cdot \cos \omega t \right) \tag{5}$$

where:  $Z_0 = \sqrt{\frac{L_i}{C_i}}$ ,  $\omega = \sqrt{\frac{1}{L_i C_i} - \left(\frac{R_i}{2L_i}\right)^2}$ , and  $\omega_0 = \sqrt{\frac{1}{L_i C_i}}$


For a typical notebook charger application, the total stray inductance of the adapter output wire and the PCB connections is normally 5–12  $\mu\text{H}$ , and the total effective resistance of the input connections is 0.15–0.5  $\Omega$ . **Figure 30(a)** demonstrates that a higher  $C_i$  helps to damp the voltage spike. **Figure 30(b)** demonstrates the effect of the input stray inductance  $L_i$  on the input voltage spike. The dashed curve in **Figure 30(b)** represents the worst case for  $C_i=40 \mu\text{F}$ . **Figure 30(c)** shows how the resistance helps to suppress the input voltage spike.



(a)  $V_c$  with various  $C_i$  values



(b)  $V_c$  with various  $L_i$  values



(c)  $V_c$  with various  $R_i$  values

**Figure 30. Parametric Study Of The Input Voltage**

Minimizing the input stray inductance, increasing the input capacitance and using high-ESR input capacitors helps to suppress the input voltage spike.

Figure 31 shows the measured input voltages and currents with different input capacitances. The voltage spike drops by about 5 V after increasing  $C_i$  from 20  $\mu\text{F}$  to 40  $\mu\text{F}$ . The input voltage spike has been dramatically damped by using a 47 F electrolytic capacitor.





Figure 31. Adapter DC Side Hot Plug-In With Various Input Capacitances

Since the input voltage to the IC is PVCC which is 0.7 V (diode voltage drop) lower than  $V_c$  during the adapter insertion, a 40- $\mu\text{F}$  input capacitance is normally adequate to keep the PVCC voltage well below the maximum voltage rating under normal conditions. In case of a higher input stray inductance, the input capacitance may be increased accordingly. An electrolytic capacitor will help reduce the input voltage spike due to its high ESR.


## PCB Layout Design Guideline

1. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
2. The control stage and the power stage should be routed separately. At each layer, the signal ground and the power ground are connected only at the power pad.
3. The AC current-sense resistor must be connected to ACP (pin 4) and ACN (pin 3) with a Kelvin contact. The area of this loop must be minimized. The decoupling capacitors for these pins should be placed as close to the IC as possible.
4. The charge-current sense resistor must be connected to SRP (pin 16), SRN (pin 15) with a Kelvin contact. The area of this loop must be minimized. The decoupling capacitors for these pins should be placed as close to the IC as possible.
5. Decoupling capacitors for PVCC (pin 1), VREF (pin 8), REGN (pin 21) should be placed underneath the IC (on the bottom layer) with the interconnections to the IC as short as possible.
6. Decoupling capacitors for BAT (pin 14), IADAPT (pin 12) must be placed close to the corresponding IC pins with the interconnections to the IC as short as possible.
7. Decoupling capacitor CX for the charger input must be placed close to the Q4 drain and Q5 source.

Figure 32 shows the recommended component placement with trace and via locations.



(a) Top Layer



(b) Bottom Layer

**Figure 32. Layout Example**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BQ24705RGER	ACTIVE	QFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24705RGET	ACTIVE	QFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




**TAPE AND REEL BOX INFORMATION**



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24705RGER	RGE	24	SITE 41	330	12	4.3	4.3	1.5	8	12	Q2


**TAPE AND REEL BOX DIMENSIONS**



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
BQ24705RGER	RGE	24	SITE 41	346.0	346.0	29.0

RGE (S-PQFP-N24) PIN 1 OPTION PLASTIC QUAD FLATPACK




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGE (S-PQFP-N24)



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated