

PRELIMINARY

PM300CLA120

FLAT-BASE TYPE
INSULATED PACKAGE

Notice : This is not a final specification. Some parametric limits are subject to change.

PM300CLA120

Pre. T.Marumo, T.Igarashi

Rev. A

Apr. M.Fukunaga '03-10/6

M.Fukunaga '03-11/28

Feature

- a) Adopting new 5th generation IGBT(CSTBT) chip, which performance is improved by $1\mu\text{m}$ fine rule process.

For example, typical $V_{ce}(\text{sat})=2.25\text{V}$ @ $T_j=125^\circ\text{C}$


- b) I adopt the over-temperature conservation by T_j detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.

- 3 ϕ 300A, 1200V Current-sense IGBT type inverter
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (Fo available from all arm devices)
- Acoustic noise-less 45kW/55kW class inverter application

OUTLINE DRAWING Dimensions in mm

See Page 7

APPLICATION : General purpose inverter, servo drives and other motor controls



Maximum Ratings (T_j = 25°C , unless otherwise noted)

Inverter Part

Item	Symbol	Condition	Ratings	Unit
Collector-Emitter Voltage	V _{CES}	V _D = 15V, V _{CIN} = 15V	1200	V
Collector Current	±I _c	T _c = 25°C	300	A
Collector Current (Peak)	±I _{CP}	T _c = 25°C	600	A
Collector Dissipation	P _c	T _c = 25°C (Note-1)	1562	W
Junction Temperature	T _j		-20 ~ +150	°C

Control Part

Item	Symbol	Condition	Rating	Unit
Supply Voltage	V _D	Applied between : V _{UP1} -V _{UPC} , V _{VP1} -V _{VPC} V _{WP1} -V _{WPC} , V _{UN1} -V _{UNC} , V _{VN1} -V _{VNC} , V _{WN1} -V _{WNC}	20	V
Input Voltage	V _{CIN}	Applied between : U _P -V _{UPC} , V _P -V _{VPC} W _P -V _{WPC} , U _N -V _{UNC} , V _N -V _{VNC} , W _N -V _{WNC}	20	V
Fault Output Supply Voltage	V _{FO}	Applied between : U _{FPO} -V _{UPC} , V _{FPO} -V _{VPC} W _{FPO} -V _{WPC} , U _{FNO} -V _{UNC} , V _{FNO} -V _{VNC} , W _{FNO} -V _{WNC}	20	V
Fault Output Current	I _{FO}	Sink current at U _{FPO} , V _{FPO} , W _{FPO} , U _{FNO} V _{FNO} , W _{FNO} terminals	20	mA

Total System

Item	Symbol	Condition	Rating	Unit
Supply Voltage Protected by SC	V _{CC(prot)}	V _D = 13.5~16.5V Inverter Part, T _j = +125°C Start	800	V
Supply Voltage (Surge)	V _{CC(surge)}	Applied between : P-N, Surge value	1000	V
Module Case Operating Temperature	T _c	(Note-1)	-20 ~ +100	°C
Storage Temperature	T _{stg}		-40 ~ +125	°C
Isolation Voltage	V _{iso}	60Hz, Sinusoidal Charged part to Base, AC 1 min.	2500	Vrms

(Note-1) T_c measurement point is just under the chip.

Thermal Resistances

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Junction to case	R _{th(j-c)Q}	Inverter IGBT part (per 1/6) (Note-1)	—	—	0.08*	°C/W
Thermal Resistances	R _{th(j-c)F}	Inverter FWDi part (per 1/6) (Note-1)	—	—	0.13*	
Contact Thermal Resistance	R _{th(c-f)}	Case to fin, (per 1 module) Thermal grease applied	—	—	0.014	

* If you use this value, R_{th(f-a)} should be measured just under the chips.

Electrical Characteristics (T_j = 25°C unless otherwise noted)

Inverter Part

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Collector-Emitter Saturation Voltage	V _{CE(sat)}	V _D = 15V, V _{CIN} = 0V	T _j = 25°C	—	2.1	—
		I _c = 300A, Pulsed	T _j = 125°C	—	2.25	—
FWDi Forward Voltage	V _{EC}	I _c = 300A, V _{CIN} = 15V V _D = 15V	Fig. 2	—	2.75	—
Switching Time	ton	V _D = 15V, V _{CIN} = 0V ↔ 15V V _{CC} = 600V, I _c = 300A T _j = 125°C, Inductive Load	Fig. 3,4	0.5	1.0	2.5
	trr			—	0.5	0.8
	tc(on)			—	0.4	1.0
	toff			—	2.0	3.0
	tc(off)			—	0.7	1.2
Collector-Emitter Cutoff Current	ICES	V _{CE} = V _{CES}	T _j = 25°C	—	—	1
		V _D = 15V	Fig. 5	T _j = 125°C	—	10

Control Part

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Circuit Current	I _D	V _D = 15V	Upper Arm	—	26	—
		V _{CIN} = 15V	Lower Arm	—	26	—
Input ON Threshold Voltage	V _{th(ON)}	Applied between : U _P -V _{UPC} , V _P -V _{VPC} W _P -V _{WPC} , U _N -V _{UNC} , V _N -V _{VNC} , W _N -V _{WNC}	1.2	1.5	1.8	V
Input OFF Threshold Voltage	V _{th(OFF)}		1.7	2.0	2.3	
Short Circuit Trip Level	SC	-20 ≤ T _j ≤ 125°C V _D = 15V	Fig. 3,6	600	—	—
Short Circuit Current Delay Time	toff(SC)	V _D = 15V	Fig. 3,6	—	0.2	—
Over Temperature Protection	OT	Detect T _j of IGBT chip	Trip level	135	145	155
	OTr		Reset level	—	125	—
Supply Circuit Under-Voltage Protection	UV	-20 ≤ T _j ≤ 125°C	Trip level	11.5	12.0	12.5
	UVr		Reset level	—	12.5	—
Fault Output Current	I _{FO(H)}	V _D = 15V, V _{CIN} = 15V (Note-2)	—	—	0.01	mA
	I _{FO(L)}		—	10	15	
Minimum Fault Output Pulse Width	t _{FO}	V _D = 15V	(Note-2)	1.0	1.8	—
						ms

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

Mechanical Ratings and characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Mounting torque	—	Main terminal screw : M 6	3.92	4.90	5.88	N · m
Mounting torque	—	Mounting part screw : M 5	2.5	3.0	3.5	N · m

Recommended Conditions For Use

Item	Symbol	Condition	Recommended value	Unit	
Supply Voltage	Vcc	Applied across P-N terminals	≤ 800	V	
Control Supply Voltage	Vd	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VUN1-VUNC, VVN1-VVNC, VWN1-VWNC (Note-3)	15.0 ± 1.5	V	
Input ON Voltage	VCIN(ON)	Applied between : UP-VUPC, VP-VVPC	≤ 0.8	V	
Input OFF Voltage	VCIN(OFF)	WP-VWPC, UN-VUNC, VN-VVNC, WN-VWNC	≥ 9.0		
PWM Input Frequency	f PWM	Using Application Circuit of Fig.8	≤ 20	kHz	
Arm Shoot-through Blocking Time	t dead	For IPM's each input signals	Fig.7	≥ 2.5	μs

(Note-3) With ripple satisfying the following conditions
 dv/dt swing $\leq \pm 5V/\mu s$, Variation $\leq 2V$ peak to peak

Precautions for testing

1. Before applying any control supply voltage (Vd), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state. After this, the specified ON and OFF level setting for each input signal should be done.
2. When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above VCES rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)




Fig.1 VCE(sat), Tset




Fig.2 VEC Tset





Fig.3 Switching time and SC test circuit




Fig.4 Switching time test waveform




Fig.5 ICES Test




Fig.6 SC test waveform



1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig.7 Dead time measurement point example



: Interface which is the same as the U-phase


Fig. 8 Application Example Circuit

Notes for stable and safe operation :

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers : $t_{PLH}, t_{PHL} \leq 0.8 \mu s$, Use High CMR type.
- Slow switching opto-coupler : $CTR > 100\%$
- Use 6 isolated control power supplies (V_D). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. $4.7nF$) between each input AC line and ground to reject common mode noise from AC line and improve noise immunity of the system.

Outline drawings

[Dimensions in mm]



Terminal code

1. N	10. V	19. UN	28. VVN1
2. P	11. U	20. VUN1	29. VWPC
3. N	12. U	21. VVPC	30. WFPO
4. P	13. VUPC	22. VFPO	31. WP
5. N	14. UFPO	23. VP	32. VWP1
6. P	15. UP	24. VVP1	33. VWNC
7. W	16. VUP1	25. VVNC	34. WFNO
8. W	17. VUNC	26. VFNO	35. WN
9. V	18. UFNO	27. VN	36. VWN1