


Vishay Siliconix

RoHS

COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	250				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	2.0			
Q _g (Max.) (nC)	8.2				
Q _{gs} (nC)	1.8				
Q _{gd} (nC)	4.5				
Configuration	Single				



FEATURES

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Surface Mount (IRFR9210/SiHFR9210)
- Straight Lead (IRFU9210/SiHFU9210)
- · Available in Tape and Reel
- · Fast Switching
- · Ease of Paralleling
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, low on-resistance ruggedized device design, and cost-effectiveness.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION								
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)			
Lead (Pb)-free	IRFR214PbF	IRFR214TRLPbFa	IRFR214TRPbF ^a	-	IRFU214PbF			
	SiHFR214-E3	SiHFR214TL-E3 ^a	SiHFR214T-E3 ^a	-	SiHFU214-E3			
SnPb	IRFR214	-	IRFR214TR ^a	IRFR214TRR ^a	IRFU214			
	SiHFR214	-	SiHFR214T ^a	SiHFR214TR ^a	SiHFU214			

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, ur	nless otherw	vise noted				
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	250	V		
Gate-Source Voltage			V _{GS}	± 20	- V		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C		2.2			
	VGS at 10 V	T _C = 100 °C	I _D	1.4	A		
Pulsed Drain Current ^a			I _{DM}	8.8	1		
Linear Derating Factor				0.20	W/°C		
Linear Derating Factor (PCB Mount) ^e				0.020	1		
Single Pulse Avalanche Energy ^b			E _{AS}	190	mJ		
Repetitive Avalanche Current ^a			I _{AR}	2.2	А		
Repetitive Avalanche Energy ^a			E _{AR}	2.5	mJ		
Maximum Power Dissipation	T _C = 25 °C		T _C = 25 °C		PD	25	W
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C		T _A = 25 °C		PD	2.5	W
Peak Diode Recovery dV/dt ^c			dV/dt	4.8	V/ns		
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150			
Soldering Recommendations (Peak Temperature)	for 1	0 s	Ŭ	260 ^d	- °C		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, Starting $T_J = 25 \text{ °C}$, L = 62 mH, $R_G = 25 \Omega$, $I_{AS} = 2.2 \text{ A}$ (see fig. 12). c. $I_{SD} \le 2.2 \text{ A}$, dl/dt $\le 65 \text{ A}/\mu\text{s}$, $V_{DD} \le V_{DS}$, $T_J \le 150 \text{ °C}$.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 Material).

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	250	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C, I _D = 1 mA	-	0.39	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		: 250 V, V _{GS} = 0 V ′, V _{GS} = 0 V, T _J = 125 °C	-	-	25 250	μΑ
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.3 A ^b	-	-	2.0	Ω
Forward Transconductance	g _{fs}	V _{DS} :	= 50 V, I _D = 1.3 A	0.80	-	-	S
Dynamic				•		I	-
Input Capacitance	C _{iss}		<u> Х</u> 0.У		140	-	pF
Output Capacitance	C _{oss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5		-	42	-	
Reverse Transfer Capacitance	C _{rss}			-	9.6	-	
Total Gate Charge	Qg			-	-	8.2	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V} \qquad \begin{array}{c} I_D = 2.7 \text{ A}, V_{DS} = 200 \text{ V},\\ \text{see fig. 6 and } 13^b \end{array}$		-	1.8	nC
Gate-Drain Charge	Q _{gd}				-	4.5	
Turn-On Delay Time	t _{d(on)}			-	7.0	-	
Rise Time	t _r	$\label{eq:VDD} \begin{split} V_{DD} &= 125 \text{ V}, \text{ I}_D = 2.7 \text{ A}, \\ R_G &= 24 \ \Omega, \ R_D = 45 \ \Omega, \text{ see fig. } 10^b \end{split}$		-	7.6	-	ns
Turn-Off Delay Time	t _{d(off)}			-	16	-	
Fall Time	t _f	_			7.0	-	
Internal Drain Inductance	L _D	6 mm (0.25") f	Between lead, 6 mm (0.25") from		4.5	-	nH
Internal Source Inductance	L _S	die contact		-	7.5	-	
Drain-Source Body Diode Characteristic	S	-					
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol		-	2.2	A
Pulsed Diode Forward Current ^a	I _{SM}	p - n junction diode		-	-	8.8	
Body Diode Voltage	V_{SD}	T _J = 25 °C	, $I_{S} = 2.2 \text{ A}$, $V_{GS} = 0 \text{ V}^{b}$	-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 2.7 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	190	390	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.65	1.3	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	Irn-on time is negligible (turn	-on is don	ninated by	y L _S and I) ∟)


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).


b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91269.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.