EP2S60F484I4 Datasheet (PDF) - Altera Corporation
■ 15,600 to 179,400 equivalent LEs; see Table 1–1
■ New and innovative adaptive logic module (ALM), the basic
building block of the Stratix II architecture, maximizes performance
and resource usage efficiency
■ Up to 9,383,040 RAM bits (1,172,880 bytes) available without
reducing logic resources
■ TriMatrix
memory consisting of three RAM block sizes to implement
true dual-port memory and first-in first-out (FIFO) buffers
■ High-speed DSP blocks provide dedicated implementation of
multipliers (at up to 450 MHz), multiply-accumulate functions, and
finite impulse response (FIR) filters
■ Up to 16 global clocks with 24 clocking resources per device region
■ Clock control blocks support dynamic clock network enable/disable,
which allows clock networks to power down to reduce power
consumption in user mode
**注意 & Noted:
Because of wholesale price is different from sample price, our website cannot state. Please contact us online. As well as welcome you call us : 0755-83957301.We will offer a right price; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
由于批量与样品的价格不同,网上无法统一注明,请您把采购型号通过邮件或客服QQ2850151584发给我们,也可致电明佳达国内销售部:0755-83957301,由客服人员为您报价;有时元件厂商价格稍许变动,本公司未能及时调整,如您觉得售价偏高,请与我们说明并适当议价;感谢支持!