EPM9320LC84-15

 

 

■ High-performance CMOS EEPROM-based programmable logic 

devices (PLDs) built on third-generation Multiple Array MatriX 

(MAX®) architecture

■ 5.0-V in-system programmability (ISP) through built-in IEEE Std. 

1149.1 Joint Test Action Group (JTAG) interface

■ Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE 

Std. 1149.1-1990

■ High-density erasable programmable logic device (EPLD) family 

ranging from 6,000 to 12,000 usable gates (see Table 1)

■ 10-ns pin-to-pin logic delays with counter frequencies of up to 

144 MHz

■ Fully compliant with the peripheral component interconnect Special 

Interest Group’s (PCI SIG) PCI Local Bus Specification, Revision 2.2

■ Dual-output macrocell for independent use of combinatorial and 

registered logic

■ FastTrack® Interconnect for fast, predictable interconnect delays

■ Input/output registers with clear and clock enable on all I/O pins

■ Programmable output slew-rate control to reduce switching noise

■ MultiVolt™ I/O interface operation, allowing devices to interface with 

3.3-V and 5.0-V devices

■ Configurable expander product-term distribution allowing up to 32 

product terms per macrocell

■ Programmable power-saving mode for more than 50% power 

reduction in each macrocell

 

 

 

**注意 & Noted:

Because of wholesale price is different from sample price, our website cannot state. Please contact us online. As well as welcome you call us : 0755-83957301.We will offer a right price; Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !

 

由于批量与样品的价格不同，网上无法统一注明，请您把采购型号通过邮件或客服QQ2850151584发给我们，也可致电明佳达国内销售部：0755-83957301，由客服人员为您报价；有时元件厂商价格稍许变动，本公司未能及时调整，如您觉得售价偏高，请与我们说明并适当议价；感谢支持!